TriCN introduces comprehensive base I/O library
Virage Logic Partners with TriCN to Create Broad Range of I/O Cells With Increased Flexibility And Improved Performance
SAN FRANCISCO, CA –April 22, 2003 – TriCN, a leading developer of intellectual property (IP) for high-speed I/O interface technology, today introduced a comprehensive library of Base I/O cells that will save semiconductor designers substantial development efforts and accelerate time-to-market for new chips. This Base I/O library offering was developed as part of a new partnership agreement between TriCN and Virage Logic Corp. [NASDAQ: VIRL], and both companies will be distributing the Base I/O libraries. Initial offerings are targeted for the TSMC and IBM 0.13um processes, with future support planned for other foundries and geometries.
The TriCN Base I/O Library provides semiconductor designers with a foundation for developing a complete pad ring assembly for their chips that eliminates numerous technical complexities. TriCN's library differentiates itself from competing products on the basis of the variety of cells offered, as well as the performance and flexibility of those cells. Along with the standard array of Corners, Breakers, Power and Ground, and LVTTL/LVCMOS cells, TriCN's Base I/O Library includes higher performance HSTL, SSTL-2, PCI 2.2 and PCI-X cells currently lacking in most competitive offerings.
Another key aspect of all TriCN Base I/O cells is built-in noise isolation features that provide improved operation and reliability in higher-performance applications. TriCN's power and ground cells have been developed to provide more current than competitive products. Finally, all of TriCN's Base I/O cells can be used in either a Flip-Chip or Bond-wire package application, providing significant flexibility to semiconductor designers.
"We partnered with Virage Logic to develop this product based on repeated requests from our customers for a Base I/O library optimized for higher-performance applications," says Ron Nikel, Chief Technology Officer with TriCN. "Most libraries are designed to accommodate the lowest common denominator, -- meaning low-performance chip designs. This penalizes any design that attempts higher performance, and requires significant modification efforts in order to achieve the desired results. TriCN's Base I/O Library provides a superior alternative for those designers, while still satisfying the needs of the majority of the market."
"We chose TriCN as a development partner for the Base I/O library because of their extensive expertise with high performance interfaces. By adding the Base I/O libraries to our memory and logic product offering, SoC designers now have a single source for highly optimized IP delivered in the form of Technology-Optimized semiconductor IP platforms," says Adam Kablanian, CEO and president of Virage Logic. "TriCN understands the challenges customers are facing in implementing interface technology. They have applied this knowledge and created a Base I/O library that enables designers to achieve the performance they desire, saving them significant development effort, and ultimately time-to-market."
"As both the rate of data transfer and size of embedded memory continues to increase, access to a comprehensive library of cells including superior pads, grounds and I/O structures is critical to the design of chips," states Rich Wawrzyniak, senior analyst for ASIC/SOC at Semico Research. "TriCN, with their experience in creating cutting edge I/O solutions, brings much needed expertise to the designer in the area of base I/O cells."
Availability
The Base I/O Library is available immediately from both TriCN and Virage Logic. The initial product offerings are targeted for the IBM and TSMC 0.13um foundry processes, with future support planned for other foundries and geometries.
About TriCN
Founded in 1997, San Francisco, California-based TriCN is a leading developer of high- performance semiconductor interface intellectual property (IP). The company provides a complete portfolio of IP for maximizing data throughput on and off the chip. Products range from a complete Base I/O library, to general-purpose interface products, interface specific I/O (ISI/O), mixed signal products, and multi-gigabit SerDes products. TriCN's IP is designed for IC developers addressing bandwidth-intensive applications in the communications, networking, data storage, and memory space. TriCN's customers range from startup to established fabless semiconductor and systems companies, including Philips, MIPS Technologies, SGI, IBM, Cognigine, Internet Machines, and Apple Computer.
For more information, please visit TriCN's web site at www.tricn.com.
TriCN: The Single Source for Interface IP™
|
Related News
- TriCN Introduces 90nm Base I/O Libraries
- TriCN introduces Hypertransport I/O technology
- TriCN introduces breakthrough multi-function I/O solution
- LEDA Systems® Introduces DBA (Direct Bump Access) FlipChip Ready I/O Library For 0.13 and 0.10-micron advanced CMOS processes
- Certus releases radiation-hardened I/O Library in GlobalFoundries 12nm LP/LP+
Breaking News
- PQShield launches UltraPQ-Suite for deeply specialized implementations of post-quantum cryptography
- Andes Technology and Imagination Technologies Showcase Android 15 on High-Performance RISC-V Based Platform
- BrainChip Extends RISC-V Reach with Andes Technology Integration
- Cadence and TSMC Advance AI and 3D-IC Chip Design with Certified Design Solutions for TSMC's A16 and N2P Process Technologies
- Synopsys and TSMC Usher In Angstrom-Scale Designs with Certified EDA Flows on Advanced TSMC A16 and N2P Processes
Most Popular
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
- Cadence to Acquire Arm Artisan Foundation IP Business
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New Breakthroughs in China's RISC-V Chip Industry
- Ceva Neural Processing Unit IP for Edge AI Selected by Nextchip for Next-Generation ADAS Solutions
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |