Menta Reasserts the Key Role of eFPGAs for the European Semiconductor Industry
Nuremberg (Germany) March 14-16 – Booth # 4-462
Sophia Antipolis, February 27 - Menta, a French deeptech company specializing in semiconductor design and winner of the Best IP award in 2022, will participate in Embedded World 2023, the industry's major event, alongside its partners, Andes, Codasip, Everspin, IC'ALPS and Secure-IC.
The European Parliament focuses on how to develop the semiconductor industry and reduce Europe's dependence. This requires to strengthen the technological and innovation capacity. Menta is the only European solution for embedded programmable logic and involved in several European projects. Menta is leading the MOSAICS-LP project, which aims to promote the development in Europe of so-called heterogeneous chips. This approach would enable Europe to significantly increase its chip production capacity and move closer to its objective of producing and designing 20% of the world's integrated circuits.
According to Vincent Markus, CEO of Menta "The bill to secure the EU's supply of semiconductors through production and innovation is essential to reduce Europe's dependence. Achieving these goals will require unfailing support from public and private bodies to foster the development of European technologies including eFPGAs that address the challenges of accelerating computing power and obsolescence."
On this occasion, you can also attend the Menta and Codasip conference:
March 16 from 11:30 am to 12:00 pm
as part of session 9.3 System-on-chip (Soc) Design - RISC-V Ecosystem
where Yoan Dupret, CTO, Menta SAS and Zdenek Prikryl, CTO, Codasip Ltd will explain how the combination of Codasip's RISC-V products and Menta's eFPGA products enable the adaptation of low-power ICs to continuous algorithm improvements.
About Menta
Menta is a privately held company based in Sophia-Antipolis (France). Menta is a proven pioneer of eFGPAs for ASIC and SoC designers seeking speed, accuracy, performance and efficiency. eFGPA’s adaptable architecture, based on design-adaptive standard cells-based and a state-of-the-art tool set, provides the highest degree of design customization, best-in-class testability, and fastest time-of-volume for SoC design at any foundry.
|
Related News
- Fraunhofer IIS/EAS Selects Achronix Embedded FPGAs (eFPGAs) to Build Heterogeneous Chiplet Demonstrator
- The role of RISC-V in the European Processor Initiative - Interview with Roger Espasa
- RaaS, a collaborative initiative, adopted Menta's eFPGA technology for RaaS Edge Computing platform
- Qualitas Semiconductor Expands Licensing Agreement with Key South Korean Fabless company
- Tiempo Secure and Menta announce strategic partnership to enhance security solutions
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |