Process Detector (For DVFS and monitoring process variation), TSMC 12FFC
DVB-T2 Demodulator + Decoder LDPC/ BCH IP Core Available For Immediate Implementation From Global IP Core
DVB-T2 Demodulator + Decoder LDPC/ BCH IP Core Available For Immediate Implementation From Global IP Core
March 7, 2023 - Global IP Core Sales - The new DVB-T2 demodulator is designed to be used together with an RF tuner, and an analog to digital converter. The system has an internal state machine to control the operation, and can be externally configured via the SPI interface. This design is a DVB-T2 OFDM demodulator, supplied as a portable and synthesizable Verilog-2001 IP. QAM signal constellations are supported, including QAM16, QAM64 and QAM256. QPSK, and BPSK are also supported. The operation of the demodulator is automated by a master finite state machine. The LDPC block and the BCH decoder deal with short frame and normal frame types. The LDPC decoder decodes iteratively following the minimum-sum algorithm. The BCH decoder can correct up to 12 bits, or 10 bits per code-word, depending on the frame type and coding rate. The other two BICM chains are used for signaling and parameter passing.
Additional features include:
- DVB-T2 EN302 755 V1.2.1, Rev.9 compliant
- Supports IF input
- Single input – Single output (SISO)
- Sampling frequency offset (SFO) tracking and compensation
- Carrier frequency offset (CFO) detection and correction
- Flexible channel BW (1.7, 5, 6, 7, 8, and 10) MHz
- Channel BW (1.7, 5, 6, 7, 8, and 10) MHz
- Soft demodulation
- FFT size (1, 2, 4, 8, 16, and 32) K
- Coding rate (1/2, 3/5, 2/3, 3/4, 4/5, and 5/6)
- Short and long frames
- Layered Min-Sum LDPC decoder
- Parallel and Serial MPEG outputs
Benefits:
The design interfaces to an external Analog to Digital converter, which receives the analog signal from the external tuner. The included carrier frequency offset (CFO) correction can compensate up to 500KHz for 8MHz channel bandwidth. The timing correction loop can correct mismatches as large as 50ppm depending on the FFT size and QAM constellation.
Please contact us for more information at info@global-ipc.com or check out our product portfolio at www.global-ipc.com
About Global IP Core Sales
Global IP Core Sales® was founded in 2021 and provides state-of-the-art IP Cores for the Semiconductor market. The majority of our products are silicon proven and can be seamlessly implemented into FPGA and ASIC technologies. Global IP Core Sales® will assist you with your IP Core and integration needs. Our mission is to grow your bottom line.
|
Global IP Core Sales Hot IP
Related News
- DVB-S2X Wideband LDPC/ BCH Decoder IP Core Available For Integration From Global IP Core
- DVB-C2 LDPC/ BCH Decoder FEC IP Core From Global IP Core
- DVB-C Demodulator IP Core Available For Immediate Implementation From Global IP Core
- DVB-S2X LDPC/ BCH Encoder and Decoder IP Core Available For Integration From Global IP Core
- CCSDS AR4JA LDPC Encoder and Decoder FEC IP Core Available For Licensing and Implementation from Global IP Core
Breaking News
- Axelera AI Secures up to €61.6 Million Grant to Develop Scalable AI Chiplet for High-Performance Computing
- Baya Systems Revolutionizes AI Scale-Up and Scale-Out with NeuraScale™ Fabric
- Europe takes a major step towards digital autonomy in supercomputing and AI with the launch of DARE project
- Infineon brings RISC-V to the automotive industry and is first to announce an automotive RISC-V microcontroller family
- EnSilica Secures €2.13 Million European Space Agency Development Contract
Most Popular
- MosChip® Launches MosChip DigitalSky GenAIoT™ to Accelerate the Development of Next-Gen Connected, Intelligent Products
- Arm vs. Qualcomm: The Legal Tussle Continues
- indie Semiconductor and GlobalFoundries Announce Strategic Collaboration to Accelerate Automotive Radar Adoption
- Silvaco Expands Product Offering with Acquisition of Cadence's Process Proximity Compensation Product Line
- Marvell Demonstrates Industry's Leading 2nm Silicon for Accelerated Infrastructure
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |