Agile Analog joins Intel Foundry Services Accelerator IP Alliance Program to drive forward semiconductor design innovation
Cambridge, UK -- March 21, 2023 -- Agile Analog, a leading innovator in analog IP, is pleased to announce that the company has joined the Intel Foundry Services (IFS) Accelerator IP Alliance Program. Through this collaboration Agile Analog will make its pioneering analog IP product portfolio available to the IFS ecosystem to help drive forward innovation in semiconductor design.
Members of the IFS Accelerator IP Alliance Program play an important role in the global semiconductor design sector, giving designers access to high-quality IPs and supporting their design requirements while optimising key elements such as performance and power. Partners include Arm, Synopsys and Cadence.
According to Barry Paterson, CEO at Agile Analog: “The Program’s main goals focus around reducing design barriers, risk and cost, enabling a faster time-to-market for a new generation of devices, which aligns well with our core mission at Agile Analog.”
Barry explains; “Using our innovative Composa™ methodology, analog circuits can be designed more quickly and to a higher quality. This helps to accelerate innovation in semiconductor design.
“Our IP product portfolio covers areas such as power management, data conversion and always-on-circuitry, which are key considerations for chip designers. We believe our disruptive analog IP technology will be of great interest to the IFS ecosystem.”
Agile Analog www.agileanalog.com
Agile Analog is transforming the world of analog IP with Composa™, its innovative, configurable, multi-process analog IP technology. Headquartered in Cambridge, UK, with a growing number of partners and customers across the globe, Agile Analog has developed a unique way to automatically generate analog IP that meet the customer’s exact specifications on almost any process from any foundry. The company provides a wide and ever expanding selection of analog IP and subsystems for power management, data conversion, IC health and monitoring, security and always-on domains. Agile Analog's novel approach utilises tried and tested analog circuits within its Composa library to create customised and verified analog IP solutions. This reduces the time to market and increases quality, helping to accelerate innovation in semiconductor design.
|
Related News
- CEVA Joins Intel Foundry Services Accelerator IP Alliance Program to Empower Cutting-Edge SoCs
- proteanTecs Joins Intel Foundry Services (IFS) Accelerator IP Alliance Program
- Lorentz Solution Joins Intel Foundry Services (IFS) Accelerator EDA Alliance Program to Enable Peakview EM Platform and Accelerate IC and 3DIC Designs
- Sofics joins the Intel Foundry Services (IFS) Accelerator IP Alliance program
- Silicon Creations Joins Intel Foundry Services Accelerator - IP Alliance Program Aiming to Reducing Design Barriers, Accelerating Time-to-Market
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |