MIPI A-PHY Specification Levels Up In-Vehicle Connectivity
Anne-Françoise Pelé, EETimes Europe (March 27, 2023)
In a Q&A, the MIPI A-PHY working group chairs weighs in on the future of A-PHY and MASS.
Innovation in advanced driver-assistance systems (ADAS), in-vehicle infotainment and autonomous driving has made standardized interfaces more important than ever, as cameras, sensors and displays have grown in number, complexity, bandwidth and interoperability requirements. The MIPI Alliance has introduced MIPI A-PHY, the industry’s first standardized asymmetric long-reach SerDes specification, as well as the end-to-end MIPI Automotive SerDes Solutions (MASS) connectivity framework to simplify the integration of cameras, sensors and displays with built-in functional safety, security and data protection.
In a Q&A, the MIPI A-PHY working group chairs weighed in on the future of A-PHY and MASS. Edo Cohen of Valens and Raj Kumar Nagpal of Synopsys are co-chairs of the working group, and Ariel Lasry of Qualcomm serves as vice chair.
E-mail This Article | Printer-Friendly Page |
Related News
- MIPI Alliance Announces OEM, Expanded Ecosystem Support for MIPI A-PHY Automotive SerDes Specification
- Valens Announces Successful Tapeout of First MIPI A-PHY Compliant Chipsets for Long-Reach, Ultra-High-Speed Automotive Connectivity
- MIPI Alliance and IEEE Sign Agreement to Bring Automotive SerDes Standard to Broader Ecosystem
- MIPI Alliance Releases A-PHY v2.0, Doubling Maximum Data Rate of Automotive SerDes Interface To Enable Emerging Vehicle Architectures
- Valens Semiconductor Collaborates with Intel to Boost Automotive MIPI A-PHY Implementations
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards