Signature IP Corporation Demonstrates Configurable NoC Products at Design & Reuse IP SoC Day
MILPITAS, Calif., April 27, 2023 – Signature IP Corporation, a startup focused on providing a configurable and flexible platform for System-on-Chip (SoC) development, demonstrated its configurable Network-on-Chip (NoC) products at IP-SoC Silicon Valley on April 24, 2023 in Santa Clara, California. The IP-SoC Days are a series of worldwide events, produced by Design & Reuse, to showcase semiconductor IP solutions. Signature IP’s products are focused on fast and flexible implementation, simulation and prototyping of NoCs.
“Having recently introduced our company and first products, we felt that IP-SoC Day was the perfect venue to showcase our technology for the first time in the heart of Silicon Valley. With few commercial alternatives for NoCs, attendees were excited to see how our iNoCulator™ NoC Configurator makes it easy to configure a NoC and explore the design space,” said Purna Mohanty, CEO of Signature IP Corporation. “With flexible support for coherent and non-coherent NoCs, and the ability simulate a NoC in real time to optimize it at the top level, iNoCulator helps speed our customers’ SoC designs to market.”
“Design & Reuse is thrilled to welcome Signature IP Corporation to our community and to have them demonstrate their technology at IP-SoC Silicon Valley,” said Gabriele Saucier, CEO and co-founder of Design & Reuse. “It is exciting to have a new option in the NoC space, and we hope that our users find this addition to our IP portfolio to be quite valuable.”
About iNoCulator NoC Configurator:
Signature IP is focused on making the design of the NoC – the backbone of the chip – fast, flexible and configurable. Signature’s iNoCulator NoC Configurator enables customers to easily change the NoC topology, experiment with different configuration settings, and instantly simulate the results to measure throughput and latency. iNoCulator makes it possible to explore the design space at the top level of the chip before making major architectural decisions. Offered as Software-as-a-Service (SaaS), iNoCulator makes tool access easy and reduces the IT burden on customers, while delivering custom-configured NoC designs to users in clear, readable Register Transfer Level (RTL) format. iNoCulator can generate both Coherent and Non-Coherent NoCs in a variety of topologies, supporting multiple protocols, bus widths, and clocking and power control schemes that integrate easily with block-level RTL designs.
For more information about Signature IP products, please visit https://www.signatureip.ai/.
About Signature IP Corporation:
Signature IP was founded in 2021 to develop advanced Network-on-Chip (NoC) solutions that form the basis for a full platform for SoC design. Signature IP features 120+ person-years of engineering leadership in interconnect, networking, datacenter, storage and connectivity IP, from specification to production. Signature’s team has an extensive engineering background with expertise in interconnects, interfaces, bus protocols, CPUs and AI processing. The company is based in Milpitas, California. For more information, please visit https://www.signatureip.ai/.
|
Signature IP Corporation Hot IP
Related News
- Introducing Signature IP Corporation - Providing a Configurable And Flexible Platform for SoC Development
- SignatureIP Networks-on-Chips (NoCs) to Accelerate RISC-V Designs
- SignatureIP Makes Network-on-Chip (NoC) Design Widely Accessible with Cloud-Based iNoCulator™ Platform
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
- SignatureIP launches its new iNoCulator NoC configuration tool with a free trial offer
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |