Flex Logix Cancels AI Chip, Markets IP for AI and DSP
By Sally Ward-Foxton, EETimes (May 8, 2023)
Flex Logix, an eFPGA company, has stopped selling its InferX X1 AI accelerator chip, and will instead bring the architecture to market as licensable IP, Flex Logix CEO Geoff Tate told EE Times.
“What we were finding was that the market for chips and boards was relatively small,” Tate said. “We didn’t see customers that were very big, except in the automotive space, but the automotive space isn’t really something that a startup can sell into…. Our conclusion was that the best way to take the technology market was to license everything that we built.”
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related News
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Flex Logix Announces InferX™ High Performance IP for DSP and AI Inference
- Flex Logix Boosts AI Accelerator Performance and Long-Term Efficiency
- Industry Leading PPA DSP Available For All Existing EFLX eFPGA
- Flex Logix Opens Up Licensing to its InferX AI Technology
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset