MIPI C-PHY/D-PHY Combo CSI-2 RX+ IP (6.0Gsps/trio, 4.5Gbps/lane) in TSMC N6
Creonic Introduces 25 Gbit/s LDPC IP Core Solution for ITU G.9804.2 PON Standard
Kaiserslautern Germany -- May 10, 2023 - Creonic GmbH, a leading IP core provider in the field of satellite communications, today introduced its latest LDPC forward error correction solution for passive optical networks (PON). The ITU G.9804.2 standard targets PONs with higher speeds when compared to previous generations. It specifies the common transmission convergence (ComTC) layer.
With the release of these new IP cores, Creonic is providing its customers with a high-performance solution that meets the demands of modern passive optical communication systems.
The Creonic ITU-25G PON LDPC Encoder and Decoder work as part of the Forward Error Correction (FEC) in the ComTC layer, and support the default coding scheme LDPC (17280, 14592), along with the optional scheme LDPC (17152, 14592).
The IP cores achieve throughputs of 25 Gbit/s. By running two cores in parallel a speed of up to 50 Gbit/s can be achieved. AXI4-Stream interfaces for data and configuration allow for a seamless integration int the customer design.
The LDPC decoder and encoder IP cores are available for licensing immediately, supporting ASIC and FPGA technologies such as AMD Xilinx and Intel.
Conntact us for more information.
|
Creonic Hot IP
Related News
- Creonic GmbH Introduces Advanced 5G LDPC Encoder IP core for Enhanced Mobile Broadband Connectivity
- Creonic Introduces FEC IP Core Solution for SDA Free-Space Optical OCT V3.0 Standard
- Creonic to Supply New LDPC Decoder and Encoder IP Cores for CCSDS Standard
- LSI Introduces Its First Standard Product System-on-a-Chip for Hard Disk Drive Manufacturers
- BroadLight Leads GPON Silicon Market With 25 Design Wins for Its Industry-Leading GPON Solution; BroadLight Extends Its Leading ITU-T PON Position in North America Into Countries Around the Globe
Breaking News
- Axelera AI Secures up to €61.6 Million Grant to Develop Scalable AI Chiplet for High-Performance Computing
- Baya Systems Revolutionizes AI Scale-Up and Scale-Out with NeuraScale™ Fabric
- Europe takes a major step towards digital autonomy in supercomputing and AI with the launch of DARE project
- Infineon brings RISC-V to the automotive industry and is first to announce an automotive RISC-V microcontroller family
- EnSilica Secures €2.13 Million European Space Agency Development Contract
Most Popular
- MosChip® Launches MosChip DigitalSky GenAIoT™ to Accelerate the Development of Next-Gen Connected, Intelligent Products
- Arm vs. Qualcomm: The Legal Tussle Continues
- indie Semiconductor and GlobalFoundries Announce Strategic Collaboration to Accelerate Automotive Radar Adoption
- Silvaco Expands Product Offering with Acquisition of Cadence's Process Proximity Compensation Product Line
- Marvell Demonstrates Industry's Leading 2nm Silicon for Accelerated Infrastructure
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |