Andes Technology Announces The New Product Line, AndesAIRE™, Ultimately Efficient AI/ML Solutions For Edge And End-Point Inference
HSINCHU, TAIWAN — May 15, 2023 — Andes Technology (TWSE:6533), a leading supplier of high-efficiency, low-power 32/64-bit RISC-V processor cores and Founding Premier member of RISC-V International, today announced the launch of new product line, AndesAIRE™ or Andes AI Runs Everywhere, ultimately efficient solutions designed for edge and end-point inference, including the first generation of AI/ML hardware accelerator intellectual property (IP), the AndesAIRE™ AnDLA™ I350 (Andes Deep Learning Accelerator), and the neural network software tools and runtimes, the AndesAIRE™ NN SDK.
With the explosive growth of AI/ML applications, there is a critical need for high performance-efficient deep learning solutions that can operate at the edge and end-point, where the strict power and energy constraints make it difficult to only rely on CPU architecture. The AnDLA™ I350 is specifically designed to address this challenge by delivering industry-leading efficiency, low power, and small area, making it ideal for use in a wide range of edge inference applications, from smart IoT devices and smart cameras to smart home appliances and robotics.
The AndesAIRE™ AnDLA™ I350 is built on top of Andes strength on compute acceleration from the proven CPU technologies and experiences accumulated over the past 18 years, providing a high performance-efficient platform for AI/ML acceleration. It supports popular deep learning frameworks, such as TensorFlow Lite, PyTorch, and ONNX, and performs versatile neural network operations such as convolution, fully-connect, element-wise, activation, pooling, channel padding, upsample, concatenation, etc. in the int8 data type. It also features an internal Direct Memory Access (DMA) and local memory, utilizing the best computing power of the hardware engines. Operation fusion techniques are also adopted in the AnDLA™ I350 to perform most common operator sequences more efficiently. The key configurable parameters of AnDLA™ I350 include the MAC number from 32 to 4096, and SRAM size from 16KB to 4MB, and provide flexible computing power from 64 GOPS to 8 TOPS (at 1 GHz) for a wide range of applications.
The AndesAIRE™ NN SDK is a comprehensive set of software tools and runtimes for end-to-end development and deployment. It includes the following components:
- AndesAIRE™ NNPilot™: a neural network optimization tool suite
- AndesAIRE™ TFLM for AnDLA™: an AnDLA™-optimized inference framework running on a host based on TensorFlow Lite for Microcontrollers
- AnDLA™ driver and runtime
The NNPilot™ can automatically analyze input NN models, apply model pruning and quantization, and generate AnDLA™ executable based on its configuration to perform inference together with the TFLM framework. The NNPilot™ also generates sample host C code to invoke the AnDLA™ driver in the bare metal environment.
To address the evolving and rapidly advancing AI technologies, Andes’ vision is an extensible AI subsystem, which seamlessly integrates AndesAIRE™ AnDLA™, AndesCore™ RISC-V CPU, and Andes Custom Extension™ (ACE). In such a subsystem, most structural and time-consuming parts of the AI workloads can be computed efficiently in the AnDLA™ while less structural computations such as non-linear functions can be offloaded to the powerful and flexible RISC-V CPUs with DSP/SIMD or Vector extensions. The ACE plays a key role for efficient data movement between the CPU and the AnDLA™ to reduce significant memory bandwidth and power consumption while increasing hardware utilization. The ACE can facilitate even faster processing by generating customized instructions for domain-specific applications, such as data pre- or post-processing. In addition to the extensibilities from hardware IP’s, Andes commits to continuous advancement of AndesAIRE™ NN SDK and AndesAIRE™ NN Library for the mass-production SoCs to adopt the future AI algorithms. Andes had added more than one hundred compute library APIs yearly since 2021, and we will keep optimizing and adding new functions into NN SDK and NN library in the future.
“Andes Technology is thrilled to introduce our new product line for AI/ML solutions, the AndesAIRE™ AnDLA™ I350 and the AndesAIRE™ NN SDK, an exceptional performance-efficient hardware and an end-to-end software solution for edge and end-point inference,” said Dr. Charlie Su, CTO and President of Andes Technology. “With the AndesAIRE™, we are empowering developers and innovators to create extensible and future-proof AI/ML SoCs and applications.”
“ AndesAIRE™ product line projects our vision for the AI/ML market,” said Simon TC Wang, Senior Technical Marketing Manager of Andes Technology. “By combining the advantages from RISC-V CPUs, the AnDLA™, and the ACE into an AI subsystem, the performance, power consumption, and area can be well-balanced for customers to deliver competitive solutions. Furthermore, the flexibility is guaranteed by RISC-V CPUs and NN software stack, and the extensibility is affluent for customers to differentiate their unique value for target AI/ML applications.”
The AndesAIRE™ AnDLA™ I350 and the AndesAIRE™ NN SDK are available for licensing now in an early-adopter program. For more information, please visit the Andes Technology website at “http://www.andestech.com/en/products-solutions/andesaire-ai/”.
About RISC-V CON
RISC- V CON is the annual RISC-V technology forum of Andes Technology. In 2023, the San Jose session will be held in Doubletree By Hilton Hotel on June 27. The 2023 theme is "RISC-V: Redefining AI's Future In Automotive, Data Center, Communications, And IoT". It will introduce the flexible RISC-V that changes the face of emerging computing and share how Andes assists the RISC-V ecosystem in implementing multiple applications of innovative technology. Three popular application areas will be focused on: AI, automotive electronics, and RISC-V's new field, Android. Many RISC-V ecosystem partners, including TSMC, are invited to give talks and on-site demonstrations. For free registration, please see the official website of RISC-V CON: https://www.andestech.com/Andes_RISC-V_CON_2023_US/
About Andes Technology
Eighteen years in business and a Founding Premier member of RISC-V International, Andes is a publicly-listed company (TWSE: 6533; SIN: US03420C2089; ISIN: US03420C1099) and a leading supplier of high-performance/low-power 32/64-bit embedded processor IP solutions, and the driving force in taking RISC-V mainstream. Andes’ fifth-generation AndeStar™ architecture adopted the RISC-V as the base. Its V5 RISC-V CPU families range from tiny 32-bit cores to advanced 64-bit Out-of-Order processors with DSP, FPU, Vector, Linux, superscalar, and/or multi/many-core capabilities. The annual volume of Andes-Embedded SoCs has exceeded 3 billion in 2021 and continues to rise. By the end of 2022, the cumulative volume of Andes-Embedded™ SoCs has surpassed 12 billion. For more information, please visit https://www.andestech.com.
|
Andes Technology Corp. Hot IP
Related News
- Flex Logix Accelerates Growth With New Office In Austin; Prepares For Global Expansion Of Its Edge AI Inference Product Line
- DSP Group Unveils DBM10 Low-Power Edge AI/ML SoC with Dedicated Neural Network Inference Processor
- Flex Logix Announces Working Silicon Of Fastest And Most Efficient AI Edge Inference Chip
- Fractile Licenses Andes Technology's RISC-V Vector Processor as It Builds Radical New Chip to Accelerate AI Inference
- Ceva and Edge Impulse Join Forces to Enable Faster, Easier Development of Edge AI Applications
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |