English
TSMC lays out a killer roadmap
By David Manners, ElectronicsWeekly (May 25, 2023)
At TSMC’s European technology symposium in Amsterdam earlier this week, the company laid out it’s advanced technology roadmap for the next three years.
Currently N3, which entered volume production in Q4 2022, is the most advanced process.
Following it up is N3E which has passed technology qualification and achieved its performance and yield targets.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- ARM lays out roadmap with three more cores
- GUC Taped Out UCIe 32G IP using TSMC's 3nm and CoWoS Technology
- Cadence Tapes Out 16G UCIe Advanced Package IP on TSMC's N3E Process Technology
- GUC Taped Out 3nm 8.6Gbps HBM3 and 5Tbps/mm GLink-2.5D IP using TSMC Advanced Packaging Technology
- Analog Bits to Present Papers, Demo of N5 Working Silicon, and Roadmap on IPs for TSMC N4 and N3 Processes
Breaking News
- EXTOLL collaborates with BeammWave and GlobalFoundries as a Key SerDes IP Partner for Lowest Power High-Speed ASIC
- Celestial AI Announces Appointment of Semiconductor Industry Icon Lip-Bu Tan to Board of Directors
- intoPIX and EvertzAV Strengthen IPMX AV-over-IP Interoperability with Groundbreaking JPEG XS TDC Compression Capabilities at ISE 2025
- TeraSignal Demonstrates Interoperability with Synopsys 112G Ethernet PHY IP for High-Speed Linear Optics Connectivity
- Quadric Opens Subsidiary in Japan with Industry Veteran Jan Goodsell as President
Most Popular
- Certus releases radiation-hardened I/O Library in GlobalFoundries 12nm LP/LP+
- 创飞芯宣布其反熔丝一次性可编程（OTP）技术在90nm BCD 工艺上实现量产
- Alphawave Semi to Showcase Innovations and Lead Expert Panels on 224G, 128G PCIe 7.0, 32G UCIe, HBM 4, and Advanced Packaging Techniques at DesignCon 2025
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Mixel Announces the Opening of New Branch in Da Nang, Vietnam