Droop response system IP made available for SoC designs
By Majeed Ahmad, EDN (June 14, 2023)
A new off-the-shelf synthesizable IP is available for system-on-chip (SoC) designs: an integrated droop response system. Besides detecting and responding to voltage droops, the IP incorporates extensive monitoring and observability features to facilitate valuable insight into silicon health and lifecycle management.
Movellus also claims that its IP platform simultaneously addresses the challenges of voltage droop and enables fine-grained dynamic voltage and frequency scaling (DVFS) capability, significantly reducing the power consumption of complex SoC while increasing their operational reliability. The Sunnyvale, California-based company is targeting this IP solution at the complex, power-sensitive SoCs and claims it enables a power saving of more than 10%.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- Movellus Announces Industry-First Integrated Droop Response System for SoCs
- Synopsys and Arm Strengthen Collaboration for Faster Bring-Up of Next-Generation Mobile SoC Designs on the Most Advanced Nodes
- Dolphin Design unveils its innovative Energy Efficient Platforms, complete turnkey solutions for competitive SoC designs
- Cadence Expands Collaboration with ARM to Accelerate Custom SoC and IoT System Designs with Industry's First End-to-End Hosted Design Solution
- Microsemi Announces System Builder Design Tool for ARM-based SmartFusion2 SoC FPGA Designs
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset