Simplifying the Analog and Mixed-Signal IC Design Process
By Maurizio Di Paolo Emilio, EEWeb (June 14, 2023)
Analog and mixed-signal (AMS) circuit design typically involves designing components like amplifiers, filters and data converters, which can be complex and time-consuming, often requiring manual design expertise and iterations.
This article is focused on the revolutionary approach to the design of AMS circuits developed by Agile Analog. This U.K.-based semiconductor company simplifies and accelerates this process with its scalable platform.
By automating parts of the design process, Agile Analog makes the analog design more accessible to a broader range of engineers, including those without extensive expertise in analog circuit design. The main goal is to enable faster and more reliable development of analog ICs, crucial for various applications, including telecommunications, automotive, consumer electronics and internet-of-things devices.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- Siemens delivers AI- accelerated verification for analog, mixed-signal, RF, memory, library IP and 3D IC designs in Solido Simulation Suite
- UMC and Cadence Collaborate on Analog/Mixed-Signal Flow for 22ULP/ULL Process Technologies
- Cadence and UMC Collaborate on Certification of Analog/Mixed-Signal Flow for 28HPC+ Process
- Kandou Uses Cadence Analog/Mixed-Signal Timing and Power Signoff Tools to Deliver High-Speed SerDes PHY IP Design on 28nm Process
- EnSilica establishes new regional office and centralised design centre for analog and mixed-signal IC design in Bristol (UK)
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset