Register File with low power retention mode and 3 speed options
Fujitsu unveils fast-turnaround ASIC architecture
![]() |
Fujitsu unveils fast-turnaround ASIC architecture
By Crista Souza , EBN
April 25, 2003 (11:46 a.m. EST)
URL: http://www.eetimes.com/story/OEG20030425S0029
SAN FRANCISCO--Fujitsu Microelectronics America Inc. unveiled a new fast-turnaround ASIC architecture designed to head off encroaching gate array and FPGA vendors in the high-performance, mid-volume market segment. AccelArray, introduced this week at the Embedded Systems Conference here, uses 0.11-micron process technology to support 333MHz core operating speed and density up to 3.8 million ASIC gates, while pre-diffused embedded blocks cut design cycles from six months to two months, said Simone Shaghafi, product marketing manager at Fujitsu, Sunnyvale, Calif. The first implementation is a general-purpose "Mega" platform with up to 1,128 I/O cells, 4.6Mbits of RAM, and 3.8 million gates that can use soft IP cores from Fujitsu's IPWare libraries. Vertical market platforms are expected to be introduced starting in the fourth quarter of 2003. The platforms will embed pre-diffused I/Os, such as Fiber Channel, SPI-4, and XAUI, geared toward n etworking, storage, and industrial automation. A similar product being promoted by LSI Logic Corp. known as RapidChip already integrates these high-speed I/Os, though it's built using older 0.18-micron technology, which would consume more silicon to do the same functions as a chip designed in 0.11-micron. Analysts said more ASIC vendors are likely to follow this path as cell-based ASIC design costs skyrocket. FPGA and gate array vendors, too, are pushing up performance and embedding more functions to offer alternatives to cell-based approaches. "Cost is king in this economy," said Bryan Lewis, an analyst at Gartner Dataquest, San Jose. "The market window is now open for new platform-based design products that enable systems developers to reduce their costs and move their products to market faster." Fujitsu's AccelArray targets ASIC designs with typical volume between 5,000 and 100,000 units per year. Fujitsu claims its embedded flip flops, clock tree architecture, and libraries developed specifically for AccelArray cut power dissipation in half, compared to similar products.
Related News
- RISC-V International Unveils Fast Track Architecture Extension Process and Ratifies ZiHintPause Extension
- VeriSilicon unveils next-generation high-performance Vitality architecture GPU IP series
- Alchip Unveils Industry's First Automotive ASIC Design Platform
- Berkeley Lab Unveils ASIC Chip Failure Bypass System
- Ceremorphic Exits Stealth Mode; Unveils Technology Plans to Deliver a New Architecture Specifically Designed for Reliable Performance Computing
Breaking News
- PQShield launches UltraPQ-Suite for deeply specialized implementations of post-quantum cryptography
- Andes Technology and Imagination Technologies Showcase Android 15 on High-Performance RISC-V Based Platform
- BrainChip Extends RISC-V Reach with Andes Technology Integration
- Cadence and TSMC Advance AI and 3D-IC Chip Design with Certified Design Solutions for TSMC's A16 and N2P Process Technologies
- Synopsys and TSMC Usher In Angstrom-Scale Designs with Certified EDA Flows on Advanced TSMC A16 and N2P Processes
Most Popular
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
- Cadence to Acquire Arm Artisan Foundation IP Business
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New Breakthroughs in China's RISC-V Chip Industry
- Ceva Neural Processing Unit IP for Edge AI Selected by Nextchip for Next-Generation ADAS Solutions
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |