Process Detector (For DVFS and monitoring process variation)
DB GlobalChip Deploys Cadence's Spectre FX and AMS Designer, Accelerating IP Verification by 2X
Cadence Spectre Technology enables DB GlobalChip to accelerate analog and mixed-signal IP development
SAN JOSE, Calif.— June 26, 2023 -- Cadence Design Systems, Inc. (Nasdaq: CDNS) today announced that DB GlobalChip has deployed the Cadence® Spectre® FX Simulator, integrated with Spectre AMS Designer, to verify its crucial analog and mixed-signal IP, achieving a 2X improvement in performance with the required accuracy compared to their incumbent flow. The Cadence solution allowed DB GlobalChip to speed its IP development and verification cycles, accelerating time to market.
Meeting stringent design requirements for analog and mixed-signal IP while meeting customers’ timelines is a growing challenge. DB GlobalChip is continuously innovating its design methodologies to shorten design and verification cycles while meeting the desired accuracy of the results. DB GlobalChip successfully utilized the Spectre FX Simulator for its analog transistor-level designs and deployed the comprehensive mixed-signal simulation solution, Spectre AMS Designer, integrated with Spectre FX Simulator, to include digital control logic to account for analog/digital interaction effects with faster performance. The design team at DB GlobalChip leveraged the Cadence mixed-signal simulation solution’s out-of-the-box intuitive use model and comprehensive methodology support, which incorporates the Cadence Virtuoso® ADE Suite, providing comprehensive verification quality and coverage with significantly faster turnaround times to deliver IP to customers.
DB GlobalChip leveraged the Spectre FX Simulator's multicore architecture to parallelize simulations and easy-to-use preset options for accuracy performance tuning in their mixed-signal and transistor-level simulations. This allowed their design and verification teams to improve simulation turnaround time by utilizing available hardware resources without trading off accuracy.
“Complex analog and mixed-signal IP require very accurate FastSPICE simulations and a tight integration with the mixed-signal verification environment,” said Jeongtae Park, vice president at DB GlobalChip. “Our IP designers leveraged the intuitive use model and performance of Cadence’s comprehensive mixed-signal simulation solution and realized a 2X improvement in runtime and productivity while meeting stringent accuracy requirements.”
The Spectre FX Simulator and Spectre AMS Designer are part of the industry-leading Spectre Simulation Platform, which offers the only complete simulation solution with multiple solvers that enable a designer to move easily and seamlessly between circuit-, block- and system-level simulation and verification tasks. The Spectre Simulation Platform supports Cadence's Intelligent System Design™ strategy, enabling SoC design excellence. For more information, please visit www.cadence.com/go/SpectreSimulationPlatform.
About Cadence
Cadence is a pivotal leader in electronic systems design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to complete systems for the most dynamic market applications, including hyperscale computing, 5G communications, automotive, mobile, aerospace, consumer, industrial and healthcare. For nine years in a row, Fortune magazine has named Cadence one of the 100 Best Companies to Work For. Learn more at cadence.com.
|
Cadence Hot IP
Related News
- Samsung Foundry Achieves 2X Productivity on Large-Scale Analog and Mixed-Signal IP with the Spectre FX Simulator
- JVCKENWOOD Deploys Cadence Spectre FX Simulator and Comprehensive Design Flows to Improve Productivity
- Thinci Deploys Full Cadence Verification Suite for AI Designs, Accelerating Project Schedule by Months
- Hitachi Reduces Verification Turnaround Time for Mixed-Signal Chip with Cadence Virtuoso AMS Designer
- Cadence Unveils New Palladium Z2 Apps with Industry's First 4-State Emulation and Mixed-Signal Modeling to Accelerate SoC Verification
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |