M31 Announces New 12nm Digital PLL IP to Drive the Benefits of IoT Clock Technology
June 28, 2023 -- M31 Technology Corporation (M31), a global silicon intellectual property (IP) provider, recently announced that the 12nm Digital PLL IP has completed chip validation and is ready for mass production. Meanwhile, the 7nm Digital PLL IP will also enter the tape-out stage for customers. Furthermore, M31 is actively advancing the development of 3nm process circuitry, which will provide fast locking functions in addition to the existing frequency hopping, spread spectrum, and dynamic sleep modes to meet the advanced process design needs of the high-end CPU/GPU market; at the same time, ensuring stability and reliability of clock signals to meet the diverse environment and applications.
With the rapid development of IoT applications, IoT devices need to have stable and accurate clock signals to ensure the accuracy of data transmission and communication. Battery life and switching efficiency are crucial for applications such as wireless sensor networks, smart homes, and wearable devices. Whereas PLL (Phase-Locked Loop), being the critical clock circuit in all digital applications, and the continuous reduction in size and improvement in performance is the key foundation to realize the next generation of technology. As a leader in high-speed transmission IP, M31 has developed the 12nm Digital PLL, which consumes only 1.1mW of power at an operating frequency of 3GHz. Through dynamic voltage frequency scaling techniques further reduce power consumption by more than 50%, making IoT devices more suitable for long operation times and low-power scenarios. On the other hand, the clock output of the 12nm Digital PLL IP meets the low-noise requirements of IoT sensors and leverages process advantages to provide ultra-low power consumption in an extremely compact area, making it the most competitive IP in the market. Compared to the limitations of using IO voltage in traditional PLL, Digital PLL offers chip designers more convenience in integration and achieves superior power consumption through the utilization of a digital circuit model and unique techniques to combat power noise, while the fast locking feature further enhances performance and brings lower latency in mode switching to the system.
With the increasing complexity of chip development, the highly functional and adaptable Digital PLL is undoubtedly playing a key role in advanced process SoC design, helping customers to realize various application scenarios that help improve the performance, efficiency, and reliability of IoT devices. M31's 12nm Digital PLL IP features a single power supply and comprehensive Design-for-Testability (DFT) functionality, providing SoC integration advantages over traditional PLLs, while optimized noise immunity further ensures stable device operation in the presence of interference, and advanced features such as dynamic frequency conversion mode to meet the urgent need for clocking solutions for the IoT. M31 is currently committed to developing a 3nm process circuitry to further enhance product performance and power efficiency, which will enable Digital PLL IP to address more complex and demanding High-Performance Computing (HPC) as well as AI applications, providing customers with more competitive solutions.
About M31 Technology
M31 Technology Corporation (6643-TW) is a professional silicon intellectual property (IP) provider. M31 is honored to have received the TSMC Open Innovation Platform® Partner of the Year award for Specialty Process IP for five years in a row. The company was founded in 2011 with its headquarters in Hsinchu, Taiwan. By virtue of substantial experiences in IP development, IC design, electronic design automation fields, and IP integration service, the main products include High-Speed Interface IP designs such as USB, PCIe, MIPI, SATA, and SerDes; Foundation IP such as standard cell library, memory compiler, GPIO, and OPPA library solutions; Analog IP such as ADC, PLL, LDO, and PVT sensor. And continue to expand product portfolios such as processor hardcore IP as well as integration of interface PHY and controller. Learn more at m31tech.com
|
M31 Technology Corp. Hot IP
USB 3.2 Gen2/Gen1 PHY IP in TSMC(5nm, 6nm, 7nm,12nm/16nm, 22nm, 28nm, 40nm, 55nm ...
PCIe 4.0 PHY in TSMC(6nm,7nm,12nm,16nm)
MIPI M-PHY v4.1/v3.1 IP in TSMC(5nm, 6nm, 7nm, 12nm,16nm, 22nm, 28nm, 40nm, and ...
MIPI D-PHY RX/TX v1.1 / v1.2 IP in TSMC (12/16nm, 28nm, 40nm, and 55nm process)
SerDes PHY IP(12nm, 14nm, 22nm, 28nm)
Related News
- Analog Bits and GLOBALFOUNDRIES Deliver Differentiated Analog and Mixed Signal IP for High-Performance Mobile and Compute Applications
- Parthus Technologies Announces a Breakthrough in PLL IP Delivery, Putting Design of Custom Clock Synthesis Cores in the Hands of Digital Designers
- M31's 12nm GPIO IP Adopted by C*Core Technology, Powering Innovation in Advanced Process Automotive Chips
- M31 Q1 Revenue Increases 9.3% YoY, Advanced Processes Drive QoQ Growth
- M31 Successfully Validates 12nm USB4 PHY IP Empowering Next-Generation High-Speed Data Transmission
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |