OKI IDS adopts Siemens Catapult High-Level Synthesis platform for design and verification services
Plano, Texas, USA -- June 29 , 2023 -- Siemens Digital Industries Software announces today that OKI IDS Co., Ltd. has adopted Siemens Catapult™ software for High-Level Synthesis (HLS) and High-Level Verification (HLV) in their design and verification services.
OKI IDS provides advanced design services in the fields of information and telecommunications, medical electronics, and automated driving support. The company's challenge with the conventional HLS flow was that it was difficult to efficiently verify the equivalence of high-level models and algorithm models using C/C++ and register transfer level (RTL) code after HLS through simulation.
Incorporating the HLS and HLV flows within Catapult allows the OKI IDS design and verification services to automatically convert a testbench that verifies high-level models and algorithm models using C/C++ for HLS into a testbench for RTL functional verification, and to verify RTL functions on a testbench equivalent to the high-level models. This enables RTL functional verification with a testbench equivalent to the high-level model. Thus, development of a new testbench for RTL functional verification after high-level synthesis is no longer necessary. In addition, the verification of high-level code and algorithms using C/C++ as executable specifications can now be utilized for RTL functional verification, enabling a significant improvement in design quality.
“With the adoption of Catapult, the industry's only integrated high-level synthesis and verification environment, we can now thoroughly verify the executable specification in C/C++ code provided by our customers and achieve RTL function verification with an equivalent test bench after high-level synthesis," said Yasuo Yamamoto, executive officer, Business Division for OKI IDS. “This allows us to objectively demonstrate any issues in the specifications or show that our design artifacts meet the customer's specifications. By resolving issues during the high-level design phase through high-level verification, we are able to improve the quality of results (QoR) for high-level design and significantly improve efficiency in RTL function verification, which we estimate may result in a reduction in delivery time of more than 20%.”
The Catapult HLS and HLV platform provides industry-leading advanced high-level verification capabilities, including formal verification apps and features such as SCVerify that automatically converts high-level model verification environments in C/C++ to RTL verification environments as well as the design checker capabilities in Catapult, which perform syntax checking on C/C++ code for HLS. These features offer unique and powerful capabilities for high-level verification that are not available elsewhere in the industry.
"I am delighted that OKI IDS, one of Japan's leading design service companies is now offering services using the Catapult environment's High-Level Synthesis and Verification capabilities,” said Mo Movahed, General Manager for the Front-End Design Solutions Business Unit for Siemens EDA. “We look forward to working with OKI IDS to further enhance their customer satisfaction with HLS high-level design and verification services using Catapult."
Siemens Digital Industries Software helps organizations of all sizes digitally transform using software, hardware and services from the Siemens Xcelerator business platform. Siemens' software and the comprehensive digital twin enable companies to optimize their design, engineering and manufacturing processes to turn today's ideas into the sustainable products of the future. From chips to entire systems, from product to process, across all industries. Siemens Digital Industries Software – Accelerating transformation.
|
Related News
- Siemens brings formal methods to high-level verification with C++ coverage closure and property checking
- Siemens advances intelligent custom IC verification platform with new, AI-powered Solido Design Environment
- Siemens' Calibre platform expands early design verification solutions
- Siemens' state-of-the-art Symphony Pro platform expands mixed signal IC verification capabilities
- Calypto Catapult High-level Synthesis Platform Chosen by Olympus for C-Based Design and Verification
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |