USB2.0 OTG PHY supporting UTMI+ level 3 interface - 28HK/55LL
AccelerComm Announces 5G PUSCH Channel Equalizer
AccelerComm Announces 5G PUSCH Channel Equalizer Doubling Spectral Efficiency for 5G O-RAN Networks
London, UK – July 3, 2023 - AccelerComm, the Layer 1 5G IP specialist, today announced that it has released the 5G PUSCH Channel Equalizer module, which doubles network spectral efficiency, enabling significant improvements in O-RAN network performance, and as a result reducing network power and cost per bit.
The 5G PUSCH Channel Equaliser module is the latest in a series of hardware channel-based acceleration engines which leverage AccelerComm’s broad portfolio of optimised 5G Layer 1 IP modules for ASIC and FPGA, to deliver an integrated solution. The Equaliser uses innovative equalisation algorithms to cancel interference from neighbouring sources to double the throughput per Hertz (spectral efficiency) of an operator’s network.
The integration of the PUSCH channel components up to and including the Equaliser module realises further efficiencies in network performance, which translate into power savings through the reduction of the number of sites required to provide high-quality network coverage. The complete 5G PUSCH Channel Equaliser, and its component IP modules, including the Equaliser itself, and the LDPC and Polar encoder/decoder are available as configurable low gate-count IP cores optimised for ASIC or FPGA.
The LDPC module improves network performance through lower error rates, at the same time delivering power savings and over 30% processor resource saving in the 5G physical layer by offloading the LDPC algorithm into hardware.
AccelerComm has also today released a 5G PUSCH Channel Equalizer evaluation tool, which customers can download and use to assess the benefits in their own network, by setting up specific deployment use case parameters and comparing performance with the standard Matlab 5G model.
“Network efficiency lies at the centre of the success of 5G, both in terms of power consumption and the use of valuable spectrum assets,” said Eric Dowek, Segment Marketing Director. “Our innovations in modular 5G Layer 1 IP solutions, implemented efficiently on ASIC and FPGA, help deliver 5G network performance at a price point that makes good business sense.” Data for all AccelerComm IP modules can be found here under Discover Channel Coding.
To find out more about AccelerComm
- Download our company presentation
- Read about AccelerComm’s PUSCH Equalizer which offers a complete high-performance 3GPP compliant PUSCH channel for a gNB
- Get in touch to speak to our experts directly
|
AccelerComm Limited Hot IP
Related News
- AccelerComm Launches PUSCH Channel Simulator for 5G L1 Performance Evaluation
- AccelerComm Expands LDPC Accelerator IP Licenses for 5G Cloud RAN High-Capacity Solutions
- Lockheed Martin Prepares First 5G.MIL® Payload for Orbit
- AccelerComm, Radisys, RFDSP & TTP unveil LEO Regenerative 5G RAN solution
- AccelerComm secures £21.5m funding to supercharge 5G radio performance
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |