Startups Help RISC-V Reshape Computer Architecture
By Saumitra Jagdale, EETimes Europe (July 17, 2023)
RISC-V has emerged as a game-changing open-source ISA. EE Times Europe has asked Semidynamics, Axiomise and Agile Analog about the future of RISC-V in the computing landscape.
The RISC-V instruction set architecture (ISA) is one of the most notable contenders to emerge in the ever-evolving realm of computer architecture. Because of its modularity, RISC-V provides more flexibility and customization possibilities than the ARM and x86 ISAs, and it requires no license fees. The open-source ISA, which started in 2010 as part of the Parallel Computing Laboratory (Par Lab) at the University of California, Berkeley, is now being used in more than 10 billion CPU cores in the market and continues on an aggressive growth path. The main factors that have helped RISC-V attract the attention of researchers, developers and industry leaders are its simplicity, modularity and openness.
RISC-V is the fifth generation of the Reduced Instruction Set Computer ISA. At its core, RISC-V employs a load-store architecture, in which data is loaded from memory into registers, operated upon using arithmetic and logical instructions, and then stored back into memory. It features a fixed-length instruction format with a variety of base integer instructions, as well as optional instruction extensions for floating-point operations, vector processing, cryptography and other tasks. The ISA is organized into multiple privilege levels, allowing for the secure and efficient execution of software at different levels of the system.
The modularity of RISC-V makes the ISA highly customizable and adaptable to various computing requirements, enabling designers to choose and incorporate only the instructions required to implement their solution. Its open nature and flexible design have made it popular for research, development and innovation in the field of computer architecture.
RISC-V is set to follow the same path as Linux, whose development community has made contributions over the years that have expanded the open-source operating system’s functionality and market. Similarly, developers in the RISC-V ecosystem are working together to create ISA and non-ISA specifications that leverage the advantages offered by RISC-V. Many companies have started developing products based on RISC-V and are targeting use cases from analog intellectual property (IP) and formal verification to GPU vector cores.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- Imagination announces the first RISC-V computer architecture course
- Arm vs. RISC-V in 2025: Which Architecture Will Lead the Way?
- SensiML Expands Platform Support to Include the RISC-V Architecture
- lowRISC and Microsoft Collaborate to Help Bring the Revolutionary CHERIoT-Ibex Core to Production Grade
- New Automotive Grade Linux Platform Release Adds Cloud-Native Functionality, RISC-V Architecture and Flutter-Based Applications
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset