Process Detector (For DVFS and monitoring process variation)
General Dynamics Selects TriCN to Supply Strategic I/O Interface Technology
Breakthrough SerDes Technology Utilized In General Dynamics' Chip-To-Chip Communications
SAN FRANCISCO, CA - May 5, 2003 - TriCN, a leading developer of intellectual property (IP) for high-speed I/O interface technology, today announced an agreement to license its TriDL (Digital Dynamic Deskewing Link) SerDes Technology to General Dynamics Advanced Information Systems (GDAIS). GDAIS is a recognized leader in electronics systems design and integration for government and commercial applications.
TriCN is providing GDAIS with its TriDL SerDes, an industry breakthrough technology employing a fully digital design. TriDL delivers 2.5 Gb/s throughput for GDAIS chip-to-chip communications applications in the IBM 0.13um process. Because of its purely digital implementation, TriDL offers significant savings in power and chip area over comparable analog solutions, while also eliminating interface performance degradation through the use of dynamic skew compensation.
"GDAIS's considered decision to license our TriDL SerDes technology represents a critically important validation of our approach to solving the challenges of maximizing interface I/O performance", commented Ron Nikel, Chief Technology Officer with TriCN. "This latest customer design win is yet another client affirmation indicating a growing market acceptance of our TriDL technology."
For more information on the technical specifications of TriDL, please visit TriCN's web site at www.tricn.com.
About General Dynamics Advanced Information Systems (GDAIS)
GDAIS is a recognized leader in electronics systems design and integration for government and commercial applications. The company combines command and control, intelligence, surveillance, reconnaissance and information operations businesses to create command information, intelligence and surveillance solutions. GDAIS provides joint, interoperable and integrated mission solutions. More information on GDAIS can be found at www.gd-ais.com.
About TriCN
Founded in 1997, San Francisco, California-based TriCN is a leading developer of high- performance semiconductor interface intellectual property (IP). The company provides a complete portfolio of IP for maximizing data throughput on and off the chip. This IP is designed for IC developers addressing bandwidth-intensive applications, in the communications, networking, data storage, and memory space. TriCN's customers range from startup to established fabless semiconductor and systems companies, including Philips, MIPS Technologies, SGI, IBM, Cognigine, Internet Machines, and Apple Computer.
# # # #
All trademarks mentioned herein are the property of their respective owners.
|
Related News
- TriCN I/O interface technology deployed in successful sampling of internet machines' iMpower communications chipset
- TriCN'S SPI-4.2 I/O Interface Technology Supports NPFSI, SFI and SPI Standards
- Internet Machines Selects TriCN I/O Interface Technology for its Network Processing, Traffic Management, and Switching Semiconductors
- Lattice FPGAs with High I/O Density Bring Low Power Signal Bridging and Interface Management to Edge Devices
- OmniPhy Announces 2.5v I/O Transistor based Mixed Signal PHY Availability in TSMC 28nm HPM
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |