Dream Chip Technologies tapes out a 10-TOPS SoC in 22nm with a novel AI Accelerator and an Automotive Functional Safety Processor
Hannover, Germany, August 18th, 2023 – Dream Chip Technologies announced today the tape-out of an application-specific System-on-Chip (SoC) with a novel artificial intelligence (AI) accelerator. The main blocks on the SoC are two AI accelerators with 10 TOPS aggregated performance, two Dream Chip Realtime Pixel Processor (RPP) high-performance automotive Image Signal Processors (ISPs), an ARM Cortex-R52 based functional safety processor (Alcatraz), a dual-core ARM Cortex-A65 processor cluster, and an Arteris FlexNoC Network-on-Chip.
The two AI accelerators are a Neural Processing Unit (NPU) from the TU Dresden and a NPU from Cadence (NNA110). The NPU from the TU Dresden is a circuit that consists of a RISC processor with a local program memory, 768 Processing Elements (PE) with closely coupled memory, and a local DMA controller. The NNA110 is a Deep Neural Network Accelerator which is optimized for artificial intelligence (AI) empowered vision, audio, radar/lidar, and fused sensor applications, delivering industry leading performance and power efficiency by taking advantage of sparsity in weights and activations. Together the two AI cores achieve a total of 10 TOPS with INT8 precision.
Dream Chip’s two low-latency 5k line size image signal processors support CMOS sensors up to 19.6 MPixel and perform image processing tasks without impacting the Cortex-A65AE or Cortex-R52 performance. The ISP was developed by Dream Chip according to the ISO26262:2018 standard and is certified up to ASIL-B/-D by TÜV Süd. A 24-bit hard-wired image pipeline with low energy consumption is used. The ISP requires no additional frame buffer which leads to a very low latency of 200µs.
Alcatraz is Dream Chip’s patented safety island subsystem for automotive applications, based on the ARM Cortex-R52 dual-core lock-step processor. The safety island subsystem will be used inside automotive SoCs to supervise application processors and to detect and handle safety violations.
The Application Processor Unit (APU) is based on a Dual-core ARM Cortex-A65AE processor subsystem that is suitable for running an application Operating System (OS), e.g. Linux or QNX.
Dream Chip executed the complete design cycle from architecture to tape-out in this project, including the integration of all internal and external IP (intellectual property blocks and subsystems) and future bring-up/ post-silicon validation as well as the reference board design.
The SoC has 1.8 billion transistors and will be produced in the 22FDX technology of GlobalFoundries in Dresden, Germany, to support the local European semiconductor supply chain for automotive applications. First Samples will be available in Q4/2023.
"Developing this advanced automotive SoC that combines AI performance with functional safety and the newest image signal processing is a major step towards providing OEMs and Tier-1s in Germany with semiconductor solutions on which they can develop modern automotive applications,” said Dr. Jens Benndorf, Managing Director and Co-Founder of Dream Chip Technologies. "Dream Chip shows with this SoC the capability to execute chip design from architecture to tape-out with Dream Chip being the right interface to the foundries in the semiconductor supply chain.”
The SoC is developed in the nationally funded research project ZuSE-KI-Mobil (ZuKIMo). The goal of the ZuKIMo project is to develop a new SoC and an ecosystem to enable efficient AI applications with specific requirements. Advanced hardware/software co-design is used to optimize the efficiency of the machine learning workloads. Besides power consumption, particular attention was given to functional safety aspects. The chip is further building on state-of-the-art IP of the partners ARM, Arteris, Cadence, and Synopsys. The project and the SoC is described in the paper from F. Kempf et al., "The ZuSE-KI-Mobil AI Accelerator SoC: Overview and a Functional Safety Perspective," 2023 Design, Automation & Test in Europe Conference & Exhibition (DATE), Antwerp, Belgium, 2023, pp. 1-6, doi: 10.23919/DATE56975.2023.10137257.
About Dream Chip Technologies
Dream Chip Technologies GmbH (DCT) is a German fabless semiconductor technology company, specialized in the development of large ASICs, FPGAs, embedded software and systems, with a strong application focus on automotive vision systems. Companies worldwide from different industrial sectors rely on DCT's expertise and outstanding engineering skills. It is DCT’s mission to bridge the gap between demand and supply by supporting their customers with sophisticated vision technologies, thus enabling them to launch new products without neglecting their core business. This strategy ensures business stability and steady growth through product innovations. Our strong development team brings more than 25 years of SoC and Embedded SW design experience to customers. The main strength of the company is chip design, image signal processing, device inter-networking and autonomous systems. The company now has more than 100 engineers in Germany and the Netherlands. To learn more, go to www.dreamchip.de.
|
Related News
- BrainChip Tapes Out AKD1500 Chip in GlobalFoundries 22nm FD SOI Process
- Renesas Develops Automotive SoC Functional Safety Technologies for CNN Accelerator Cores and ASIL D Control Combining World-Class Performance and Power Efficiency
- Synopsys Simplifies Automotive SoC Development with New ARC Functional Safety Processor IP
- BOS and Tenstorrent Unveil Eagle-N, Industry's First Automotive AI Accelerator Chiplet SoC
- Synopsys Advances Automotive Security with Industry's First IP Product to Achieve Third-Party Certification for ISO/SAE 21434 Cybersecurity Compliance
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |