Xelic Launches Networking Core Offerings
April 18, 2003 – Xelic today announced standards based networking core offerings for ATM, GFP, POS, SONET/SDH, Digital Wrapper (G.709) in the telecommunications sector. These cores implement a flexible configuration architecture to allow for variable bus widths and data rates. Digital Wrapper cores are available for data rates of 2.5Gb/s (OTU1), 10GB/s (OTU2), and 40Gb/s (OTU3). SONET/SDH cores support data rates from 155Mb/s (OC-3) to 40Gb/s (OC-768). ATM, POS, and GFP processor cores provide various payload type mapping options. This initial launch is the first phase in Xelic's roadmap to provide reliable standards based cores to customers.
|
Related News
- Xelic Announces Availability of 40G Enhanced Forward Error Correction Core for Optical Transport Networking Applications
- AVnu Alliance Launches to Advance Quality of Experience for Networked Audio and Video
- Lantronix Launches Family of Turnkey Networking System-on-Chip Coprocessors for High-Volume, Low-Cost Products
- Luminary Micro Launches 27 Stellaris Microcontrollers Including the First Offering of Real- Time Networking with the ARM Cortex-M3 Processor
- Xelic Announces Family of SONET/SDH Transport Processor Cores for Integration into FPGA or ASIC Networking Applications
Breaking News
- Andes Technology and Imagination Technologies Showcase Android 15 on High-Performance RISC-V Based Platform
- BrainChip Extends RISC-V Reach with Andes Technology Integration
- Cadence and TSMC Advance AI and 3D-IC Chip Design with Certified Design Solutions for TSMC's A16 and N2P Process Technologies
- Synopsys and TSMC Usher In Angstrom-Scale Designs with Certified EDA Flows on Advanced TSMC A16 and N2P Processes
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
Most Popular
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
- Cadence to Acquire Arm Artisan Foundation IP Business
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New Breakthroughs in China's RISC-V Chip Industry
- Ceva Neural Processing Unit IP for Edge AI Selected by Nextchip for Next-Generation ADAS Solutions
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |