PVT Controller (Series 5) (Sub-system for complete PVT monitoring), TSMC N4P. N5 , N6
Blue Pearl Adds Design Verification and Methodology Services to its Product Portfolio
SANTA CLARA, California -- September 11, 2023 – Blue Pearl Software Inc., today announced that it has added design verification and methodology services to its product offering. The new design services team will be headed up by industry veteran Vili Tamas, who is the former President & CEO at Alpha Design Technology, a Phoenix based consulting services company.
“As a market leader in FPGA static verification, our customers have always asked for design verification and methodology services from Blue Pearl. Today, we are formalizing this.” said Ellis Smith, Chairman and CEO at Blue Pearl Software. “I am excited to add Vili to my staff as he brings an extensive network of highly skilled design consultants. Our initial services focus be North America where there is an acute need for experienced FPGA verification and methodology resources.”
“Over the last 10 years at Alpha Design Technology, I have worked with multiple organizations providing the latest techniques that enable them to produce quality designs that meet their aggressive schedules and product requirements,” said Vili Tamas. “As the new Vice President of Design Services and Consulting, I am excited to bring my experience in methodology and design of semiconductor products to Blue Pearl customers.”
The team will provide digital design verification services in the following areas:
- Digital and digital-mixed-signal design verification
- Simulation based verification using UVM/eRM/direct methodologies
- Tool and Design Methodology training
- CDC & RDC analysis and verification
- RTL, Power Aware, GLS simulations
- Formal Verification, Functional and Code coverage
- Silicon validation support
About Blue Pearl Software
Blue Pearl Software, Inc. is a leading provider of DO-254 compatible design automation software for ASIC, FPGA and IP RTL verification. Our customers are RTL managers and developers in military, aerospace, semiconductor, medical, communications and safety critical design companies. The Visual Verification™ Suite speeds block and project level verification with advanced integrated RTL structural and formal linting, constraint generation and clock domain crossing analysis. Our usability is unmatched in the industry and can help your design team accelerate development and produce high reliability designs. To learn more about Blue Pearl visit www.bluepearlsoftware.com
|
Related News
- Blue Pearl Software and NanoXplore SAS team to Accelerate Development and Verification of Radiation Hardened FPGA Designs
- Toshiba Information Systems Adopts Blue Pearl Software Visual Verification Suite by to Improve Quality and Accelerate FPGA and ASIC Development
- Blue Pearl Software Streamlines RTL Verification for Xilinx All Programmable FPGAs and SoCs
- Blue Pearl Software Enters in to Agreement with FUJISOFT to Provide RTL Verification Solutions to Japan
- Blue Pearl Software Visual Verification Suite 2016.2 Simplifies ASIC, FPGA and IP RTL Verification
Breaking News
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PiMCHIP Deploys Ceva Sensor Hub DSP in New Edge AI SoC
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
Most Popular
- DENSO and U.S. Startup Quadric Sign Development License Agreement for AI Semiconductor (NPU)
- Xiphera and Crypto Quantique Announce Partnership for Quantum-Resilient Hardware Trust Engines
- Arm's power play will backfire
- Alchip Announces Successful 2nm Test Chip Tapeout
- Faraday Unveils HiSpeedKit™-HS Platform for High-speed Interface IP Verification in SoCs
E-mail This Article | Printer-Friendly Page |