Nordic combines Arm and RISC-V for "remarkable" EEMBC benchmarks
By Steve Bush, ElectronicsWeekly (September 20, 2023)
Nordic Semiconductor has announced EEMBC benchmarks for its forthcoming multi-protocol nRF54H20 wireless microcontroller, which combines multiple Arm Cortex-M33 processors and multiple RISC-V coprocessors “optimised for specific types of workloads”, it said, adding that developers will be able to dynamically change between configurations for processing ability or energy efficiency.
E-mail This Article | Printer-Friendly Page |
Related News
- Arm China's ex-CEO sets up RISC-V company
- Controversial former Arm China CEO founds RISC-V chip startup
- Digital Blocks AMBA Multi-Channel DMA Controller IP Core Family Extends Leadership with releases for core DMA Engines in RISC-V® & ARM® Systems and Peripherals to Memory Applications
- Five Leading Semiconductor Industry Players Incorporate New Company, Quintauris, to Drive RISC-V Ecosystem Forward
- Leading Semiconductor Industry Players Join Forces to Accelerate RISC-V
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era