7 µW always on Audio feature extraction with filter banks on TSMC 22nm uLL
Nordic combines Arm and RISC-V for "remarkable" EEMBC benchmarks
By Steve Bush, ElectronicsWeekly (September 20, 2023)
Nordic Semiconductor has announced EEMBC benchmarks for its forthcoming multi-protocol nRF54H20 wireless microcontroller, which combines multiple Arm Cortex-M33 processors and multiple RISC-V coprocessors “optimised for specific types of workloads”, it said, adding that developers will be able to dynamically change between configurations for processing ability or energy efficiency.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- Arm vs. RISC-V in 2025: Which Architecture Will Lead the Way?
- Arm China's ex-CEO sets up RISC-V company
- Controversial former Arm China CEO founds RISC-V chip startup
- Digital Blocks AMBA Multi-Channel DMA Controller IP Core Family Extends Leadership with releases for core DMA Engines in RISC-V® & ARM® Systems and Peripherals to Memory Applications
- Five Leading Semiconductor Industry Players Incorporate New Company, Quintauris, to Drive RISC-V Ecosystem Forward
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset