Cadence Collaborates with Broadcom to Implement AI-Driven Solutions with Impressive Quality of Results
SAN JOSE, Calif.-- October 18, 2023 — Cadence Design Systems, Inc. (Nasdaq: CDNS) today announced a collaboration with Broadcom Inc. to implement new AI-driven design flows to accelerate the delivery of their innovative 3nm and 5nm designs. Using the AI-driven Cadence® Cerebrus™ Intelligent Chip Explorer, many business units achieved impressive performance, power and area (PPA) benefits. Given the complexity and size of Broadcom’s product designs at advanced nodes, AI-driven technology can be a game changer to achieve aggressive time to tapeout schedules.
Due to the advanced capabilities of Cadence Cerebrus, Broadcom has been able to automate tasks through AI, for improving final design data and turnaround time. For example, the floorplan exploration capability helps automatically determine the optimal chip design floorplan, saving PPA. The AI model reuse capability enables Broadcom to apply previous design learnings to their next-generation designs, reducing the time to optimized results. Finally, the easy-to-use interface provides interactive analytics, offering valuable insights into design data and easy debug.
“We use a wide portfolio of Cadence solutions across our business units, and we have seen outstanding PPA improvements from the use of the AI capabilities of Cadence Cerebrus,” said Yuan Xing Lee, Vice President and Head of Central Engineering, Broadcom. “Over the last year, we have seen accelerated adoption of Cadence Cerebrus AI technology across multiple business units within Broadcom and we look forward to taking advantage of this technology in our next generation of products. Cadence has been a key silicon design partner for many years now, and we look forward to continuing to work together to achieve our design goals and deliver high-quality designs to customers.”
“With the AI-driven capabilities of Cadence Cerebrus, Broadcom successfully reduced manual tasks so they could focus on higher-impact, strategic work while meeting PPA goals,” said Dr. Chin-Chi Teng, Senior Vice President and General Manager, Digital & Signoff Group, Cadence. “Today’s designs are very complex, and through our continued collaboration, we are working together to ensure that Broadcom is able to utilize our AI capabilities to deliver compelling designs to market faster.”
The Cadence Cerebrus Intelligent Chip Explorer is part of the broader digital full flow, which provides optimal PPA and reduced turnaround time. It supports Cadence’s Intelligent System Design™ strategy, providing system-on-chip (SoC) design excellence. For more information on Cadence Cerebrus, visit www.cadence.com/go/cerebrusbcmpr.
About Cadence
Cadence is a pivotal leader in electronic systems design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to complete systems for the most dynamic market applications, including hyperscale computing, 5G communications, automotive, mobile, aerospace, consumer, industrial and healthcare. Fortune magazine has named Cadence one of the 100 Best Companies to Work For for nine years in a row. Learn more at cadence.com.
|
Cadence Hot IP
Related News
- Cadence Collaborates with Arm to Accelerate Neoverse V2 Data Center Design Success with Cadence AI-driven Flows
- TSMC and Cadence Collaborate to Deliver AI-Driven Advanced-Node Design Flows, Silicon-Proven IP and 3D-IC Solutions
- Phison Deploys Cadence Cerebrus AI-Driven Chip Optimization to Accelerate Product Development
- Cadence AI-Driven Multiphysics System Analysis Solution Enables Wistron to Dramatically Accelerate Product Development
- Arm Collaborates with Microsoft on Custom Silicon to Unlock Sustainable, AI-Driven Infrastructure
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |