Ventana and Imagination Partner to Deliver World's Highest Performance RISC-V CPU & GPU Solutions
Partnership Combines Expertise in CPU and GPU Technologies to Develop High-Performance, Customizable IP in SoCs and Discrete Chips/Cards
CUPERTINO, Calif. / LONDON – November 7, 2023 – Ventana Micro Systems Inc. and Imagination Technologies today announced a partnership to deliver best-in-class RISC-V SoCs solutions that give customers control over their heterogeneous SoC (System-on-a-Chip) implementations.
The partnership is designed to better support companies with Data Center, Automotive, 5G, AI, and Client applications as they embrace heterogeneous SoC implementations.
The partnership combines Ventana’s Veyron solution, the highest-performance RISC-V CPU processor available today, with Imagination’s fully featured GPU IP as integrated IP in SoCs or as a discrete GPU chip/card. This collaboration showcases the Imagination GPU working efficiently with a RISC-V CPU for client operating systems in markets such as mobile and automotive providing both a lower risk and time to market advantage to the industry.
“We are seeing strong customer interest to adopt RISC-V in Client and Automotive applications. Our partnership with Imagination enables us to address these needs with complete platform solutions consisting of best-in-class Veyron CPUs from Ventana and market leading GPUs from Imagination,” said Balaji Baktha, Founder and CEO of Ventana. “Imagination’s GPUs are widely recognized for their performance and efficiency in automotive, industrial, and client applications, making them a natural choice for a partnership. Together, we provide new opportunities for innovation and differentiation for our customers across the globe.”
“By integrating Imagination’s deep experience in GPUs with Ventana’s high-performance RISC-V CPUs, we demonstrate our commitment to accelerate RISC-V adoption for customers in the mobile and automotive markets,” said Simon Beresford-Wylie, CEO of Imagination Technologies. “As the defacto GPU IP provider for the RISC-V ecosystem, we are excited to extend this partnership with Ventana.”
Both companies are premier members of RISC-V International and the RISC-V Ecosystem Project (RISE) and are committed to driving innovation in the industry through open architecture.
“Though there are over 3,000 member companies involved with the software ecosystem development, this partnership between Ventana and Imagination is a significant step forward for the industry, as it brings together two processor leaders in their respective fields,” said Dr. Jon Peddie of Jon Peddie Resarch. “With their combined expertise in CPUs and GPUs, the two companies are well positioned to drive innovation and accelerate the adoption of the RISC-V open architecture.”
|
Related News
- Ventana Introduces CES Audience to World's Highest Performance RISC-V CPU, Veyron V1
- Ventana Introduces Veyron V2 - World's Highest Performance Data Center-Class RISC-V Processor and Platform
- Ventana Introduces Veyron, World's First Data Center Class RISC-V CPU Product Family
- Terawave and K-micro Partner to Deliver Industry's Highest Performance GPON 'PHY'
- ESWIN Computing Pairs SiFive CPU, Imagination GPU and In House NPU in Latest RISC-V Edge Computing SoC
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |