Xiphera Announces a New Batch of CAVP Validated IP Cores
November 15, 2023 -- Xiphera announces CAVP validation for the majority of the remaining cryptographic IP cores in its portfolio, containing even the most recent IP core additions to the product offering.
The CAVP, or Cryptographic Algorithm Validation Program, is hosted by the U.S. NIST (National Institute of Standards and Technology). Its purpose is to promote the security and correctness of cryptographic algorithms and their implementations by comparing an implementation of a cryptographic algorithm to implementations that are known to be correct and tested by NIST. To learn more about CAVP and the first validation batch, read our announcement from August, 2023.
Nine IP cores validated
The second CAVP validation batch includes the following cryptographic IP cores from the Hash Function, Symmetric Encryption, and Random Number Generation product families, including the recently launched PRNG and extreme-speed AES-GCM IP cores:
- Extreme-speed AES-GCM (XIP1113E);
- Balanced AES-XTS (XIP1183B);
- High-speed AES-XTS (XIP1183H);
- Compact versatile SHA-3 (XIP3030C);
- Balanced SHA-256 (XIP3322B);
- Balanced SHA-512 (XIP3324B);
- Compact SHA-256/SHA-512 (XIP3327C);
- Balanced Pseudorandom Number Generator (PRNG) (XIP8103B); and
- High-speed Pseudorandom Number Generator (PRNG) (XIP8103H).
View all Xiphera’s CAVP validations batches.
“The IP cores in this second CAVP batch are extremely important and used in various applications and protocols, and are thus critical to be validated by a well-established and trustworthy third party”, says Perttu Saarela, Xiphera’s Cryptographic Engineer. “Some of the listed IP cores are essential building blocks in the widely used MACsec, TLS 1.3, and IPsec protocols (view Xiphera’s Security Protocols family), while other IP cores are applied for e.g., robust random number generation or trustworthy validation of cryptographic integrity.”
Visit Xiphera’s Product Catalogue.
|
Xiphera Ltd. Hot IP
Related News
- Certifiably Secure - Xiphera Announces a First Batch of CAVP Validated IP Cores
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Xiphera and Crypto Quantique Announce Partnership for Quantum-Resilient Hardware Trust Engines
- Xiphera Partners with IPro for the Israeli Chip Design Market
- Xiphera Develops Quantum-Resilient Hardware Security Solutions for Space
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |