NVM OTP NeoBit in GLOBALFOUNDRIES (350nm, 250nm, 180nm, 160nm, 150nm, 130nm, 110nm, 65nm, 55nm)
Xiphera's Crypto Module Offers Customisable Offload and Acceleration Solutions
The Crypto Module is a versatile and multi-purpose solution for a wide range of security needs. It enables a comprehensive approach to cryptography offloading and security enhancement.
November 21, 2023 -- Today, Xiphera launches the Crypto Module, an IP core providing an optimised implementation of integrated security subsystem for cryptography offload and acceleration.
The Crypto Module IP core can be used in a wide range of applications, where security requirements for confidentiality, authenticity, and integrity need to be met by employing numerous cryptographic algorithms and protocols. The solution is ideal for e.g., root-of-trust, secure boot, securing both communications and data at rest, integration into Hardware Security Modules (HSM), key generation, key management, key storage, and random number generation. The Crypto Module can also be used to accelerate communication protocols.
Comprehensive approach to offloading cryptography
Internal high-level block diagram of the Crypto Module IP core (XIP7500).
The main technical advantages of hardware-based cryptography (lower power consumption, better performance, and increased security level) have been the guiding principles in the design of Xiphera’s Crypto Module. Importantly, the supported cryptographic algorithm implementations do not include any hidden software components, thus easing the certification and validation of the Crypto Module for high security levels, as there are no dependencies on software development toolchains.
The parameterisable cryptographic algorithm suite for Crypto Module IP Core includes the following IP cores from Xiphera’s cryptographic product families:
xQlave® Post-Quantum Cryptography
- ML-KEM (Kyber) (PQC key ecapsulation mechanism)
- ML-DSA (Dilithium) (PQC digital signatures)
Hash Functions
Symmetric Encryption
- Versatile AES with operation modes ECB, CBC, OFB, CFB, CTR, and CCM
- AES-GCM
- AES-XTS
- ChaCha20-Poly1305
Asymmetric Cryptography
Random Number Generation
“I am very proud of this latest addition to Xiphera’s portfolio”, says Kimmo Järvinen, Xiphera’s co-founder and CTO. “The Crypto Module enables a comprehensive approach to offloading cryptography, and it will also further enhance the security level of our customers’ products by isolating cryptographically critical calculations from software.”
Learn more about Xiphera’s Crypto Module IP core.
|
Xiphera Ltd. Hot IP
Related News
- Xiphera's Customisable nQrux™ Confidential Computing Engine Protects Cloud, Edge, and AI Environments
- Synopsys' New High-Performance Secure Module with Cryptography Acceleration Speeds Security Functions by 100x
- Xiphera and Crypto Quantique Announce Partnership for Quantum-Resilient Hardware Trust Engines
- Fractile Licenses Andes Technology's RISC-V Vector Processor as It Builds Radical New Chip to Accelerate AI Inference
- Chevin Technology, Alpha-Data & Correct Designs collaborate to deliver fast and secure data offload for NASA-JPL's Airborne Visible/Infrared Imaging Spectrometer-3 (AVIRIS-3)
Breaking News
- intoPIX Powers Ikegami's New IPX-100 with JPEG XS for Seamless & Low-Latency IP Production
- Tower Semiconductor and Alcyon Photonics Announce Collaboration to Accelerate Integrated Photonics Innovation
- Qualcomm initiates global anti-trust complaint about Arm
- EnSilica Agrees $18m 7 Year Design and Supply ASIC Contract
- SiliconIntervention Announces Availability of Silicon Based Fractal-D Audio Amplifier Evaluation Board
Most Popular
- Qualcomm initiates global anti-trust complaint about Arm
- Siemens acquires Altair to create most complete AI-powered portfolio of industrial software
- Alphawave Semi Reveals Suite of Optoelectronics Silicon Products addressing Hyperscaler Datacenter and AI Interconnect Market
- EnSilica Agrees $18m 7 Year Design and Supply ASIC Contract
- Rapidus Announces Strategic Partnership with Quest Global to Enable Advanced 2nm Solutions for the AI Chip Era
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |