What Is Holding Back Neuromorphic Computing?
By Sally Ward-Foxton, EETimes (December 4, 2023)
SAN JOSE, Calif. — What is holding back neuromorphic computing, or more specifically, spiking neural networks? Mike Davies, director of Intel’s neuromorphic computing lab, told EE Times that the technology shows immense promise for reducing power consumption and latency versus current deep-learning–based neural networks. But this requires dedicated hardware accelerators, and there are still challenges with training regimes and software maturity, he added.
Intel’s neuromorphic chip, Loihi, is in its second generation. In contrast with some other types of spiking neural network accelerators designed for ultra-low–power endpoint applications, Loihi 2 is intended for bigger scale data center-class systems.
“Loihi 2 improved on Loihi 1 in a lot of interesting ways,” Davies said. “It started to blur the boundary between the pure neuromorphic approach and the traditional AI accelerator architecture and that’s pushed us into a new regime of interesting algorithms to explore.”
The best approach isn’t necessarily the one that most closely matches biology, he said, provided we understand why some of these differences arise.
E-mail This Article | Printer-Friendly Page |
Related News
- Now Gelsinger is gone, what is Intel's Plan B?
- What does Renesas' acquisition of PCB toolmaker Altium mean?
- BrainChip Details Olfactory Capabilities of Identifying Bacteria in the Blood in New Research Report
- BrainChip and Lorser Industries to Develop Neuromorphic Computing Systems for Software-Defined Radio Devices
- BrainChip and CVEDIA Team to Advance State-of-the-Art Edge AI and Neuromorphic Computing
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity