English
Creonic GmbH Introduces Advanced 5G LDPC Encoder IP core for Enhanced Mobile Broadband Connectivity
Kaiserslautern, Germany, December 14, 2023 - Creonic GmbH, the leading provider of cutting-edge communications IP cores, proudly introduces the 5G LDPC Encoder IP core, a valuable addition to the diverse product portfolio, including field-proven 5G LDPC Decoders.
Designed with a focus on flexibility, the 5G LDPC Encoder features high throughput and low latency, aligning seamlessly with the standards set by 3GPP Release 15 for 5G LDPC encoding. Its applicability spans a wide spectrum, catering to the needs of 5G modem chipsets for base stations (BS) or user equipment (UE) and applications with the highest demands on error correction.
| Related |
5G-NR LDPC Encoder  |
The encoder's high-throughput design ensures a performance of 5 Gbit/s on state-of-the-art FPGAs. In addition to speed, the encoder is highly efficient, ensuring a low-power and low-complexity design. The on-the-fly configuration allows for block-to-block adaptability, enhancing integration through AXI4-Stream handshaking interfaces for ASIC and FPGAs (AMD Xilinx, Intel).
The 5G LDPC Encoder IP core supports a wide range of applications with base code rates ranging from 22/68 to 22/26 for basegraph 1 and 10/52 to 10/14 for basegraph 2. It also includes puncturing, adding versatility to its functionality.
For additional details on the 5G LDPC Encoder and Decoder IP cores and Creonic's portfolio of communication IP cores, please visit our website.
About Creonic GmbH
Creonic is an ISO 9001:2015 certified provider of ready-for-use IP cores for wired, wireless, fiber, and free-space optical communications.
All relevant digital signal processing algorithms are covered, including, but not limited to, forward error correction, modulation, equalization, and demodulation.
The company offers the richest product portfolio in this field, covering standards like 3GPP 5G,
DVB-S2X, DVB-RCS2, CCSDS, and WiFi.
The products are applicable for ASIC and FPGA technologies and comply with the highest requirements with respect to quality and performance.
For more information, please visit www.creonic.com.
|
||||||
Creonic Hot IP
Related News
- CEVA Introduces PentaG - A Comprehensive 5G New Radio Enhanced Mobile Broadband IP Platform for Smartphones, Fixed Wireless Access and Embedded Devices
- CEVA Introduces the World's Most Advanced Communication DSP, Providing Cutting-Edge Performance for Multi-Gigabit Class Connectivity
- Creonic GmbH Introduces Fast Fourier Transform IP Core
- Sequans Introduces Taurus 5G NR: The World's First Chipset Specifically Optimized for 5G Broadband IoT Devices
- Creonic Introduces 25 Gbit/s LDPC IP Core Solution for ITU G.9804.2 PON Standard
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |