GUC Taped Out UCIe 32G IP using TSMC's 3nm and CoWoS Technology
Hsinchu, Taiwan – Jan. 9, 2024 —Global Unichip Corp. (GUC), the Advanced ASIC Leader, announced today that it has successfully taped out Universal Chiplet Interconnect Express™ (UCIe™) PHY IP with 32Gbps per lane, the highest UCIe speed, for AI/HPC/xPU/Networking applications. UCIe 32G chiplet interface provides industry leading bandwidth density 10 Tbps per 1mm of die edge (5 Tbps/mm full-duplex). The chip uses TSMC’s N3P silicon process and CoWoS® advanced packaging technology.
In recent years GUC has developed a family of chiplet interconnect IPs (GLink-2.5D) in TSMC N7, N5 and N3 process nodes. GLink-2.5D IPs were validated in silicon demonstrating robust operation up to 17.2 Gbps with raw BER<1E-20. Built-in CRC checkers and retransmit buffers allowed to achieve <<1 FIT, meeting the strictest automotive reliability requirements. GLink-2.5D supports full range of TSMC 2.5D technologies (CoWoS-S/R/L, InFO_oS).
The UCIe Consortium has set a vision of interoperability of chiplet interfaces. GUC's implementation of UCIe takes advantage of many silicon-proven generations of GLink-2.5D IPs, making the lowest risk path to UCIe with the highest performance parameters. GUC also developed bridges for AXI, CXS and CHI buses using UCIe Streaming Protocol. These bridges are optimized for high traffic density, low power, low data transfer latency and efficient end-to-end flow control, facilitating seamless transition from single chip NoC to chiplets architecture. The bridges support Dynamic Voltage and Frequency Scaling (DVFS) allowing voltage and bus frequency change on the fly while ensuring uninterrupted data flow.
GUC’s UCIe IP supports UCIe-1.1 Preventive Monitoring functionality. It includes proteanTecs’ I/O signal quality monitors which were already tested in GLink-2.5D family. Signal quality is monitored in mission mode, during data transfer, without re-training or causing any data transfer interruption. Every signal lane is continuously monitored and reported separately, and power and signal integrity events are detected. Bumps and traces defects are identified before they cause the interface to fail. Repair algorithm then replaces marginal lanes- with redundant ones to prevent system operation failure, so chip lifetime is extended.
“We are proud to announce the world’s first UCIe IP supporting 32 Gbps,” said Aditya Raina, CMO of GUC. “We have established a complete silicon-proven 2.5D/3D chiplet IP portfolio at TSMC’s 7nm, 5nm and 3nm technologies. Together with design expertise, package design, electrical and thermal simulations, DFT and production testing for the TSMC 3DFabric offerings including CoWoS, InFO, and SoIC, we provide our customers with a robust and comprehensive solution, enabling fast design cycles and quick bring up of their AI/HPC/xPU/Networking products.”
“We are committed to delivering the fastest and the lowest power 2.5D/3D chiplets and HBM interface IPs,” said Igor Elkanovich, CTO of GUC. “Convergence of 2.5D and 3D packaging using HBM3/4, GLink-2.5D/UCIe and GLink-3D interfaces enables highly modular, much bigger than reticle size processors of the future.”
GUC UCIe Highlights
- 32Gbps per lane
- Beachfront bandwidth density (full-duplex): 5Tbps/mm
- AXI, CXS and CHI bus bridges
- Dynamic Voltage and Frequency Scaling (DVFS)
- UCIe-1.1 Preventive Monitoring: per lane, in-mission mode I/O signal quality monitoring by proteanTecs
To learn more about GUC’s UCIe IP portfolio, and CoWoS/3DIC total solution, please contact your GUC sales representative directly or email guc_sales@guc-asic.com
About GUC
GLOBAL UNICHIP CORP. (GUC) is the Advanced ASIC Leader who provides the semiconductor industry with leading IC implementation and SoC manufacturing services, using advanced process and packaging technology. Based in Hsinchu, Taiwan, GUC has developed a global reputation with a presence in China, Europe, Japan, Korea, and North America. GUC is publicly traded on the Taiwan Stock Exchange under the symbol 3443. For more information, visit www.guc-asic.com
|
Related News
- Unveiling the Availability of Industry's First Silicon-Proven 3nm, 24Gbps UCIe™ IP Subsystem with TSMC CoWoS® Technology
- Alphawave Semi Launches Industry's First 3nm UCIe IP with TSMC CoWoS Packaging
- GUC Taped Out 3nm 8.6Gbps HBM3 and 5Tbps/mm GLink-2.5D IP using TSMC Advanced Packaging Technology
- Cadence Tapes Out 16G UCIe Advanced Package IP on TSMC's N3E Process Technology
- GUC Tapes Out AI/HPC/Networking Platform on TSMC CoWoS Technology Validating 7.2 Gbps HBM3 Controller and PHY, GLink-2.5D and 112G-LR SerDes IPs
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |