CEO interview: MIPS' Sameer Wasson on a RISC-V reboot
By Peter Clarke, eeNews Europe (January 5, 2024)
MIPS Inc. is emerging as a significant RISC-V processor core licensor under its recently-appointed CEO Sameer Wasson. eeNews Europe interviewed Wasson to find out how he expects to navigate the choppy waters of a processor market in flux.
64-bit RISC-V Application Processor Core RISC-V high performance CPU Ultra-Low-Power Deeply Embedded RISC-V Processor |
MIPS was founded in 1984 and was one of pioneers of the first RISC revolution in processor architecture. This carried the company through to the 1990s where it found itself opposite a UK startup called Arm. Arm’s focus on power efficiency enabled it to capture the smartphone market and large swathes of the general embedded markets. MIPS was more performance-oriented. It started out providing workstation processors and performed well in networking and communications. But eventually it went through a series of corporate acquisitions and sales before ending up being majority-owned by Tallwood Ventures with a remit to continue its processor core licensing business based on the RISC-V open-source architecture.
E-mail This Article | Printer-Friendly Page |
Related News
- New MIPS CEO Sameer Wasson to Drive Company's RISC-V Market Penetration and Innovation
- CEO Interview: Sameer Wasson of MIPS -- "Have a Steady Hand, Don't be Distracted"
- MIPS Releases P8700, Industry's First High-Performance AI-Enabled RISC-V Automotive CPU for ADAS and Autonomous Vehicles
- MIPS Leverages Siemens' Veloce proFPGA platform to Implement and Make Available Capabilities of its New High-Performance eVocore P8700 RISC-V Multiprocessor
- MIPS Chooses Ashling's RiscFree Toolchain for its RISC-V ISA Compatible IP Cores
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models