Innatera shows RISC-V neuromorphic edge AI microcontroller
By Nick Flaherty (eeNews Europe)
January 15, 2024
Dutch chip startup Innatera has shown its neuromorphic microcontroller for edge AI sensor applications based on the RISC-V open instruction set architecture.
64-bit RISC-V Application Processor Core ![]() RISC-V high performance CPU ![]() High Bandwidth Out-of-Order RISC-V CPU IP Core ![]() |
The Spiking Neural Processor T1 is aimed at low power edge AI sensor applications running both neuromorphic and traditional deep neural network AI models.
nnatera says the chip can deliver energy savings of up to 500x with 100x shorter latency across a range of applications compared to a traditional CPU, DSP or conventional AI accelerator. It has shown demonstrations of radar and audio applications.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related News
- Arteris and MIPS Partner on High-Performance RISC-V SoCs for Automotive, Datacenter and Edge AI
- X-Silicon Introduces the World's First Vulkan Driver Implementation for RISC-V, Enabling an entire Ecosystem of 3D Graphics, AI and Compute for Low-Power, Mobile, Edge and IOT Devices
- RISC-V Processors Addressing Edge AI Devices to Reach 129 Million Shipments by 2030
- YorChip, Inc. announces its first Chiplet for Edge AI applications with IP licensed from Semidynamics, the leader in RISC-V IP based in Barcelona
- Innatera unveils its groundbreaking ultra-low power neuromorphic microcontroller
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks