Cadence Unveils New Palladium Z2 Apps with Industry's First 4-State Emulation and Mixed-Signal Modeling to Accelerate SoC Verification
SAN JOSE, Calif.— January 19, 2024 -- Cadence Design Systems, Inc. (Nasdaq: CDNS) today announced a new portfolio of applications that significantly enhance the capabilities of its flagship Palladium® Z2 Enterprise Emulation System. These domain-specific apps allow customers to manage increasing system design complexity, improving system-level accuracy and accelerating low-power verification for advanced applications, such as artificial intelligence and machine learning (AI/ML), hyperscale and mobile.
Today's designs are pushing the envelope on complexity, and customers need capacity, performance and debug efficiency to meet time-to-market demands. The new Cadence® apps and updates individually offer industry-leading performance and features to address these growing challenges. The new and enhanced Palladium Apps are:
- 4-State Emulation App: Industry’s first 4-state emulation capability enables acceleration of simulations requiring X-propagation such as for low-power verification of complex SoCs with multiple switched power domains.
- Real Number Modeling App: Industry’s first real number model emulation capability enables acceleration of simulations on mixed-signal designs.
- Dynamic Power Analysis App: A next-generation massively parallel architecture for multi-billion-gate, million-clock-cycle power analysis of complex SoCs that is up to 5X faster than its previous versions.
“To keep up with today’s advanced SoC design requirements, customers need an emulation solution that offers high performance with fast, predictable compile and debug,” said Dhiraj Goswami, corporate vice president, Hardware System Verification R&D at Cadence. “With the release of these new Palladium Apps, for the first time in our industry, our customers can now accelerate X-propagation and mixed-signal on emulation.”
The Palladium Z2 emulation system is part of the broader Cadence Verification Suite and supports the company’s Intelligent System Design™ strategy, enabling SoC design excellence.For more information on the new and enhanced Palladium Z2 Apps, please visit www.cadence.com/go/palladiumapps.
Endorsements:
“NVIDIA has utilized Cadence Palladium Emulation for many years for our early software development, hardware-software verification and debug tasks. We have worked closely with Cadence to provide input on the new Palladium apps, including the industry’s first Real Number Modeling and 4-State Emulation apps. Using the new apps, we can accelerate and integrate real number modeling constructs as part of our large GPUs, improving system-level accuracy of analog, digital and software behaviors and accelerating our time to market.”
- Narendra Konda, vice president, hardware engineering at NVIDIA Corporation
“MediaTek’s innovative SoCs across mobile, smart home and IoT applications continue to grow in complexity to meet increasing customer performance demands. With Cadence’s next-generation Dynamic Power Analysis App for the Palladium Emulation System, we are seeing a 5X acceleration for power analysis and direct report generation for our advanced SoC designs compared to the previous version.”
- Debra Lin, deputy director, MediaTek
“Samsung requires best-in-class emulation to develop our most advanced and complex SoCs, and we have utilized the Cadence Palladium Emulation System for many years. With the new 4-State Emulation App, we can accelerate the low-power verification of our complex SoC designs, improving our verification accuracy and low-power coverage while improving overall verification throughput.”
- Seonil Brian Choi, vice president, Samsung Electronics
About Cadence
Cadence is a pivotal leader in electronic systems design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to complete systems for the most dynamic market applications, including hyperscale computing, 5G communications, automotive, mobile, aerospace, consumer, industrial and healthcare. For nine years in a row, Fortune magazine has named Cadence one of the 100 Best Companies to Work For. Learn more at cadence.com.
|
Cadence Hot IP
Related News
- Cadence Palladium Z2 Enterprise Emulation Platform Accelerates Microchip's Data Center Solutions SoC Development
- Cadence Unveils Next-Generation Palladium Z2 and Protium X2 Systems to Dramatically Accelerate Pre Silicon Hardware Debug and Software Validation
- Cadence Palladium Z1 Enterprise Emulation Platform Enables GUC to Accelerate SoC Design
- Synopsys Unveils Advanced Mixed-Signal Verification Initiative to Accelerate Regression Testing of Mixed-Signal SoCs
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |