Menta exhibits at Chiplet Summit and presents its new scalable chiplet platform, MOSAICS-LP
Sophia Antipolis, January 23rd, 2024 – Menta, a deeptech company specializing in semiconductor design will attend Chiplet Summit to present MOSAICS-LP – an industrial platform specifically designed for the development of heterogeneous chips, using a universal chassis and a catalog of third-party chiplets. This platform is supported by the French government and the CEA-List, a research center specializing in intelligent digital systems.
The Second Annual Chiplet Summit is a pivotal gathering for chip designers and market players, providing insights into optimizing chiplet performance in speed, scalability, power efficiency, and flexibility. The summit facilitates networking, expert interactions, and exposure to a wide array of products and services, enabling participants to stay abreast of the latest advancements in chiplet technology.
Menta, is a pioneer in programmable logic solutions and will share a booth with its partner CEA-List.
In the current semiconductor manufacturing environment, conventional monolithic solutions give rise to issues related to energy consumption, scalability, and cost. MOSAICS-LP aims to tackle these challenges, in the booming environment of heightened production demands. MOSAICS-LP addresses the Edge Computing market, including Artificial Intelligence, IoT, robotic, automotive industry and 5G/6G markets; by offering competitive, scalable, high-performance, and energy-efficient solutions.
Vincent Markus, CEO of Menta declares “At the forefront of innovation, Menta, alongside our strategic research partner CEA-List, is proud to participate in the Second Annual Chiplet Summit, a crucial event for chip designers and market players in the United States. MOSAICS-LP redefines semiconductor solutions, addressing issues of energy and cost in traditional monolithic approaches. Our groundbreaking platform, centered on Edge Computing and embedded AI, features a unique architecture with a universal chassis and chiplets. Key advantages include scalability, energy efficiency, reduced development costs, and risk mitigation through pre-tested components, making MOSAICS-LP an innovative solution for the evolving semiconductor landscape.”
|
Related News
- SEMIFIVE Collaborates with Synopsys to Develop Advanced Chiplet Platform for High-Performance Multi-Die Designs
- ADTechnology Partners with Arm, Samsung Foundry, and Rebellions on AI CPU Chiplet Platform
- RaaS, a collaborative initiative, adopted Menta's eFPGA technology for RaaS Edge Computing platform
- Alphawave Semi "Redefines Connectivity" in AI Hardware and Edge AI Summit 2024 Presentation on Chiplet Interconnects
- Primemas Selects Achronix Embedded FPGA Technology For System-on-Chip (SoC) Hub Chiplet Platform
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |