English
Frontgrade Gaisler and RISC-V's Space Journey
By Chad Cox, Embedded Computing Design (January 18, 2024)
The last time we spoke with Sandi Habinc, General Manager, and Jan Andersson, Director of Engineering at Frontgrade Gaisler, we were discussing the TRISAT-R CubeSat and Gaisler’s use of RISC-V’s open standard instruction set architecture within its space deployment.
What Has Happened Since?
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- Frontgrade Gaisler Leads the Way in RISC-V Processor Development for Space Applications
- Frontgrade Gaisler Licenses BrainChip's Akida IP to Deploy AI Chips into Space
- Cobham Gaisler successfully verifies its first RISC-V processor, NOEL-V, using Aldec's Riviera-PRO for HDL Simulation
- Frontgrade Gaisler Leads European Initiative for Ultra Deep Sub-Micron Semiconductor Technology for Space Applications
- Jmem Tek and Andes Technology Partner on the World' s First Quantum-Secure RISC-V Chip
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models