ATI Technologies taps Virage Logic for silicon-proven embedded memories
Virage Logic Products Reduce Costs, Drive Innovation
FREMONT, Calif. -- May 20, 2003 -- Virage Logic Corp. (Nasdaq: VIRL), a leading provider of best-in-class semiconductor IP platforms, today announced that ATI Technologies Inc. has chosen its silicon-proven Area, Speed and Power (ASAP) MemoryTM High-Density (HD) embedded memories for its RADEONTM 9200 chip series. A world leader in the design and manufacture of innovative 3D graphics and digital media silicon solutions, ATI required the highest performing memories to enable sharp, clear graphics and video imagery, but also to deliver an unbeatable value on UMC's 0.15-micron LV process.
ATI's RADEON 9200 chip series leverages the area-efficient, high-performance ASAP-HD embedded memories. Area optimization starts with the design of the bit cells. Adopting a full custom approach and extensively modeling interconnects allows for a very area-efficient implementation, which makes it ideal for high-volume applications such as the RADEON 9200 series.
"We have been working with Virage Logic for many years and have come to rely on their high-quality, cost-effective IP to enable us to meet the demands of the most price-conscious consumers," said Rick Hagen, director of Hardware Engineering, ATI Technologies. "We chose Virage Logic's ASAP-HD embedded memories because they are silicon-proven on UMC's 0.15LV process, which ensures that our products will go to volume quickly and efficiently."
"ATI is the premier computer graphics chip supplier, and given that embedded memory is so critical to this type of data-intensive design, we are very pleased that they have selected Virage Logic," said Krishna Balachandran, senior director of product marketing, Virage Logic. "ATI's continued support is especially significant as it demonstrates the industry's shift toward integration of best-in-class semiconductor IP for System-on-Chip (SoC) designs."
About The Virage Logic ASAP Memory Product Line
Virage Logic embedded memories are developed using memory design techniques that achieve unprecedented results in yield, area, speed and power. The ASAP Memory product line consists of three product families:
- High-Density (HD): Superior for compact high-volume applications, HD products are optimized for area. The HD product family includes Single Port SRAMs, Dual Port SRAMs, 1-Port Register Files, 2-Port Register Files, and ROMs.
- High-Speed (HS): Superior for high-performance computing and networking applications, HS products are optimized for speed and consume less power than other HS memories. The HS product family includes Single Port SRAMs, Dual Port SRAMs, and Multiport Register Files.
- Ultra-Low-Power (ULP): Designed for battery-powered applications, ULP products achieve dramatic breakthroughs in low power consumption and low voltage operation. The ULP product family includes Single Port SRAMs.
About Virage Logic
Virage Logic Corp. (Nasdaq:VIRL) is a leading provider of best-in-class semiconductor IP platforms based on memory, logic, I/Os, and IP development tools that are silicon proven and production ready. Virage Logic meets market demands for cost reduction, while improving performance and reliability for fabless and integrated device manufacturer (IDM) companies focused on the consumer, communications and networking, handheld and portable, and graphics markets. Virage Logic is headquartered in Fremont, California and has sales and support offices worldwide. For more information, visit www.viragelogic.com or call (877) 360-6690 toll free or (510) 360-8000.
###
SAFE HARBOR STATEMENT FOR VIRAGE LOGIC UNDER THE PRIVATE SECURITIES LITIGATION REFORM ACT OF 1995:
Statements made in this news release other than statements of historical fact are forward-looking statements, including, for example, statements relating to Virage Logic's business outlook, new products and new relationships. Forward-looking statements are subject to a number of known and unknown risks and uncertainties, which might cause actual results to differ materially from those expressed or implied by such statements. These risks and uncertainties include Virage Logic's ability to maintain and develop new relationships with third-party foundries, adoption of technologies by semiconductor companies and increases in the demand for their products, the company's ability to overcome the challenges associated with establishing licensing relationships with semiconductor companies, the company's ability to obtain royalty revenues from customers in addition to license fees, business and economic conditions generally and in the semiconductor industry in particular, competition in the market for embedded memories and other risks including those described in the Company's Annual Report on Form 10-K for the period ended September 30, 2002, filed with the Securities and Exchange Commission (SEC) on December 16, 2002, and in Virage Logic's other periodic reports filed with the SEC, all of which are available from Virage Logic or from the SEC's website (www.sec.gov), and in press releases and other communications. Virage Logic disclaims any intention or duty to update any forward-looking statements made in this news release.
All trademarks and copyrights are property of their respective owners and are protected therein.
|
Related News
- Virage Logic and ATMOS Corporation Launch Joint Sales of Silicon-Proven, Compiled Embedded DRAM in TSMC's Standard Logic Process
- Virage Logic First to Provide Silicon-Proven IP on TSMC Nexsys 90-nm Process
- Virage Logic Expands Silicon Proven 40-Nanometer Embedded Memory and Logic Library IP Portfolio to Low Power Processes
- Novelics Introduces Silicon-Proven coolSRAM-1T for SoC Designers with Large Embedded Memory Needs
- IPCore introduces China's first silicon-proven embedded-OTP solution
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Most Popular
E-mail This Article | Printer-Friendly Page |