Elevate Your Display and Camera SOC Capabilities with our latest Silicon Proven MIPI C-D Combo Tx/Rx PHY and DSI Controller IP Cores
5th Feb 2024. – T2MIP, the world's leading independent semiconductor IP cores provider and technology experts, is pleased to announce the immediate license availability of its partner's MIPI Alliance-approved semiconductor effective MIPI C-PHY/D-PHY Tx & Rx and DSI Controller IP cores provide a high-performance, low-power interface to SoCs, application processors, baseband processors, and peripheral devices for camera, mobile, automotive, AI, and IoT applications.
MIPI D-PHY stands as a prevalent serial interface technology, widely embraced in smartphones and other multimedia-capable mobile devices. In pursuit of enhancing throughput across constrained channels, the C-PHY has been developed, achieving a commendable 2.28 bits per symbol across a three-wire trio. As a noteworthy contributor to the MIPI Alliance and a prominent provider of Interface IP, our vendor partner offers a proven, energy-efficient, and cost-effective MIPI C-PHY/D-PHY Rx & Tx and DSI Controller IP cores combination IP across diverse process nodes. This versatile solution allows users to configure the PHY into either D-PHY mode or C-PHY mode, catering to a range of applications with the same PHY. Furthermore, it adheres to the PPI interface standards, facilitating seamless integration with upstream controllers for Camera Serial Interface (CSI-2) and Display Serial Interface (DSI) protocols.
The MIPI DSI (Display Serial Interface) controller IP plays a crucial role in conjunction with a MIPI C/D (C-PHY/D-PHY) combo PHY IP, contributing to a comprehensive interface solution for multimedia applications, particularly in mobile devices. The MIPI DSI controller IP is responsible for managing the communication between the host processor and the display device. It interprets the video data from the processor and formats it into a stream that is compatible with the MIPI D-PHY or C-PHY interface. The DSI controller ensures the proper synchronization, timing, and packetization of data, allowing for efficient and high-speed transmission to the display. When integrated with a MIPI C/D combo PHY IP, the DSI controller collaborates with the physical layer functions provided by the C-PHY and D-PHY components of the combo PHY IP. The C-PHY is designed to handle high-speed data transmission over multiple lanes, supporting complex modulation schemes to achieve higher throughput.
Our versatile MIPI C-PHY/D-PHY Tx & Rx and DSI Controller IP cores interface solution supports the MIPI DSI and CSI-2 protocols, accommodating high-speed (HS) data rates of up to 6Gbps (6Gsps) per lane (per trio). With the flexibility to operate in D-PHY mode featuring one clock lane and up to four data lanes, it also supports C-PHY mode with up to three trios for TX and four trios for RX. Additionally, the interface offers an extra RX mode with two sets of one clock lane and up to two data lanes. Notably, it supports a low-speed (LS) data rate of 10Mbps and ultra-low power modes, including Alternate Low-Power (ALP) mode. The inclusion of D-PHY swap functions for clock and data lanes, C-PHY swap functions for trios, and a stand-alone Built-In Self-Test (BIST) module for at-speed mass production testing further enhance its capabilities. This comprehensive solution has been certified with ASIL-B of ISO-26262, ensuring reliability and safety in automotive applications.
Availability: T2M-IP has numerous semiconductor Interface IP Cores that are available for immediate licensing either stand-alone or with pre-integrated Controllers and PHYs. For more information on licensing options and pricing please drop a request / MailTo
About T2M: T2MIP is the global independent semiconductor technology expert, supplying complex semiconductor IP Cores, Software, KGD, and disruptive technologies enabling accelerated development of your Wearables, IOT, Communications, Storage, Servers, Networking, TV, STB, and Satellite SoCs. For more information, please visit: www.t-2-m.com
|
T2M Hot IP
- Bluetooth Dual Mode v5.4 / IEEE 15.4 PHY/RF IP in TSMC22nm ULP
- GNSS Ultra low power (GPS, Galileo, GLONASS, Beidou3, QZSS, IRNSS, SBAS) Digital ...
- USB 3.0/ PCIe 2.0/ SATA 3.0 Combo PHY IP, Silicon Proven in TSMC 28HPC+
- DVB-S2X WideBand Demodulator & Decoder IP (Silicon Proven)
- MIPI D-PHY Tx IP, Silicon Proven in TSMC 22ULP
Related News
- Upgrade Your Display and Camera SOC's with proven MIPI C-D Combo PHY and CSI / DSI Controller IP Cores for both Tx and Rx
- MIPI C-D Combo PHY and DSI Controller IP Cores, Silicon Proven, Immediate licensing at a Competitive Price for Your Next Project
- MIPI CSI 3, DSI 2 Tx & Rx Advanced Controller & PHY IP Cores available in major Fabs & Nodes for SOC Designs for Imaging and Display Applications
- T2M Presents Silicon Proven MIPI D-PHY and DSI Controller IP Cores in 12FFC & 22ULL For Your Next Generation Display Products
- Advanced MIPI DSI Tx & Rx Controller IP Cores: Low-Power, Cost-Effective Solutions for Modern Display SoCs
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |