USB2.0 OTG PHY supporting UTMI+ level 3 interface - 28HK/55LL
Rapid Silicon Leads the Way with First Complete Open-Source FPGA EDA Tool-Chain
The industry first end-to-end 100% open-source FPGA SDK and Compiler
LOS GATOS, Calif., Feb. 20, 2024 – Rapid Silicon, leading provider of AI and intelligent edge-focused FPGAs based on open-source technology, today announced its release of Raptor Design Suite, a groundbreaking advancement in the open-source EDA development. This marks a significant shift for Rapid Silicon, as it transitions from a hybrid model to a full open-source model, embracing a 100% open-source flow.
The launch of Raptor Design Suite signifies a game-changing moment for the EDA industry, offering unparalleled accessibility and flexibility to designers worldwide. With a comprehensive array of features, Raptor Design Suite empowers users with a complete end-to-end open-source tool flow.
Key features of Raptor Design Suite include:
- A FOEDAG-based open-source GUI that integrates all FPGA development tools into a single interface
- The successful amalgamation of the generative AI-enabled RapidGPT platform
- Seamless compatibility with third-party applications, including Visual Studio Code
- Significant enhancements of functionality and performance for Yosys (Synthesis) and VPR (Place & Route)
- Integration with proprietary utilities for bitstream generation, JTAG programming, debugging, and an On-chip Logic Analyzer
- LiteX framework support with over 50 soft IPs for seamless IP integration.
“This is an exciting milestone for the EDA community,” said Vaughn Betz, Professor of Electrical Engineering at University of Toronto. “The Raptor tool chain represents an end-to-end SDK that is entirely open-source, allowing researchers and developers to experiment with and augment any part of the stack. Design engineers stand to benefit greatly from the resulting enhancements.”
“We are pleased to announce the Raptor Design Suite, the industry’s first end-to-end 100% open-source FPGA SDK and Compiler,” said Alain Dargelas, VP of Software at Rapid Silicon. “With features ranging from an IP catalog to AI-powered assistance, GUI, synthesis, place and route, device configuration, and simulation, Raptor Design Suite sets a new standard for FPGA development.”
Raptor Design Suite is available under the GPL3 license, reflecting Rapid Silicon’s commitment to open collaboration and innovation. For customers interested in proprietary licensing options, inquiries can be directed to sales@rapidsilicon.com.
|
Related News
- Rapid Silicon's Raptor Software Out-Performs All EDA Tools in the Industry
- Rapid Silicon Introduces Revolutionary Rapid eFPGA Configurator for Hassle Free Embedded FPGA Evaluation
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
- zeroRISC, Nuvoton and Winbond Join Forces to Deliver the First Commercial Product Based on the OpenTitan® Open-Source Secure Silicon Platform
- OpenTitan® Partnership Makes History as First Open-Source Silicon Project to Reach Commercial Availability
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |