English
ASICFPGA releases new advanced Demosaicing core
February 26, 2024 -- ASICFPGA has announced the release of new advanced Demosaicing core, support Multiple Pixel Processing of 1, 2, or 4 pixels per clock. In previous versions of the core, the performance of reducing false color and zipper errors was insufficient. The new advanced demosaicing core can keep high resolution in spite of reducing false color and zipper errors.
Features of new advanced Demosaicing core:
- RGB Bayer image sensor support
- Multiple pixel processing of 1, 2, or 4 pixels per clock
- High quality interpolation
- 8, 10, 12 and 14 bit input and output precision
- Advanced demosaicing algorithm
- Reduced zipper errors
- Reduced false errors
Please click this link for more information.
|
||||||
Related News
- Spectral Releases Advanced Quality Assurance & Data Analytics tool to validate advanced node Memory Compilers
- ASICFPGA releases new ISP core supporting AXI4-Lite, AXI4-Stream, new AE, and new AWB
- S2C Releases Neuro™ - Advanced Prototype Resource Management Software
- VeriSilicon Releases Most Advanced FD-SOI Design IP Platform on GLOBALFOUNDRIES 22FDX for Edge AI and IoT Applications
- Sofics Releases Analog IO's and ESD protection clamps for Advanced Applications using TSMC 7nm FinFET process
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Most Popular
|
E-mail This Article | 
|
|
Printer-Friendly Page |