Scalable Extreme-Speed IPsec Added to Xiphera's Security Protocols Portfolio
The IPsec IP core complements Xiphera’s Security Protocols offering, bringing proven security for the critical layers 2-4 of the OSI model
March 5, 2024 -- Xiphera releases extreme-speed IPsec (Internet Protocol security) IP (Intellectual Property) core. The new IP core completes the Security Protocols family providing protection for the layers 2, 3, and 4 of the OSI model. IPsec, on layer 3 (also known as the Network layer), secures the network traffic on the Internet Protocol layer, authenticating and encrypting Internet Protocol packets within a communication session.
Related |
IPsec |
IPsec protocol is widely used in various operating systems and network devices. It is most commonly used to secure communications in Virtual Private Networks (VPNs) over the Internet. Today’s hybrid and remote work environments are an excellent example of the importance of secure communications – IPsec secures network-to-network communications e.g. between sites, data centers, and businesses.
Internal high-level block diagram of Xiphera’s extreme-speed IPsec (XIP7013E).
Xiphera’s extreme-speed IPsec IP core implements the ESP (Encapsulating Security Payload) frame processing of the IPsec protocol, using Xiphera’s own AES256-GCM IP core as its crypto engine to protect data confidentiality and integrity as well as data origin authentication. The IPsec core achieves a throughput exceeding 200 Gigabits per second (Gbps) in modern high-end FPGAs and ASICs, making it an excellent solution to secure traffic on links from 10 to 200 Gbps.
“Our IPsec offers scalable solution to meet the needed performance requirements by acheiving full throughput with wanted linerate despite packet sizes. Latency of the IP is fixed, which is vital for timing critical applications”, says Tuomo Tarvainen, Xiphera’s System Architect.
For more information, visit the IPsec product page, or open the full product brief.
|
Xiphera Ltd. Hot IP
Related News
- Xiphera Announces Support for Extreme-Speed IPsec
- Intrinsic ID's Scalable Hardware Root of Trust IP Delivers Device Authentication for IoT Security in NXP LPC Microcontroller Portfolio
- Xilinx & Sensory Networks Announce Industry's Most Scalable, FPGA-Enabled Network Security Acceleration Solution For Emerging UTM Security Appliances
- K-Micro (Kawasaki Microelectronics) Licenses SafeNet's SafeXcel IP Security Engines for its ASIC IP Portfolio
- Altera Ships Industry's First Complete Internet Protocol Security (IPSec) Solution
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |