DDR5/DDR4/LPDDR5 Combo PHY IP - 4800Mbps (Silicon Proven in TSMC 12FFC)
Tenstorrent and MosChip Partner on High Performant RISC-V Design
March 13, 2024 — Tenstorrent and MosChip Technologies announced today that they are partnering on design for Tenstorrent’s cutting-edge RISC-V solutions. In selecting MosChip Technologies, Tenstorrent stands to strongly advance both its own and its customers’ development of RISC-V solutions as they work together on Physical Design, DFT, Verification, and RTL Design services.
“MosChip Technologies is special in that they have unparalleled tape out expertise in design services, with more than 200 multi-million gate ASICs under their belt”, said David Bennett, CCO of Tenstorrent. “Partnering with MosChip enables us to design the strongest RISC-V solution we can to serve ourselves, our partners, and our customers alike.”
MosChip brings commitment-to-success to this partnership with Tenstorrent. Throughout the engagement thus far, MosChip has demonstrated the flexibility, exceptional expertise, and resourcefulness required to quickly accomplish on-time and quality deliverables for Tenstorrent’s cutting-edge RISC-V core development.
“Tenstorrent is delivering highly customized, high-performance AI and RISC-V chiplets”, said CEO of MosChip, Srinivasa Kakumanu. “In testing simulations done thus far, we’ve determined that Tenstorrent’s RISC-V core is one of the highest performing CPUs we’ve seen. We’re extremely excited to work with Tenstorrent on continuing to deliver groundbreaking AI hardware and solutions”.
About Tenstorrent
Tenstorrent is a next-generation computing company that builds computers for AI. Headquartered in Toronto, Canada, with U.S. offices in Austin, Texas, and Silicon Valley, and global offices in Belgrade, Tokyo, Bangalore, and Seoul, Tenstorrent brings together experts in the field of computer architecture, ASIC design, advanced systems, and neural network compilers. Tenstorrent is backed by Eclipse Ventures and Real Ventures, among others. Learn more at tenstorrent.com.
About MosChip Technologies
MosChip Technologies Limited is a publicly traded semiconductor and system design services company headquartered in Hyderabad, India, with 1,300+ engineers located in Silicon Valley USA, Hyderabad, Bangalore, Ahmedabad, and Pune. MosChip provides turn-key digital and mixed-signal ASIC design and product engineering services, analog IP, software, and system design solutions. Over the past 2 decades, MosChip has developed and shipped millions of connectivity ICs. For more information, visit www.moschip.com.
|
Related News
- Andes Technology and proteanTecs Partner to Bring Performance and Reliability Monitoring to RISC-V Cores
- Jmem Tek and Andes Technology Partner on the World' s First Quantum-Secure RISC-V Chip
- Arteris and MIPS Partner on High-Performance RISC-V SoCs for Automotive, Datacenter and Edge AI
- DeepComputing and Andes Technology Partner to Develop the World's First RISC-V AI PC with 7nm QiLai SoC, Featuring Ubuntu Desktop
- LDRA Announces Extended Support for RISC-V High Assurance Software Quality Tool Suite to Accelerate On-Target Testing of Critical Embedded Applications
Breaking News
- Arteris Wins Two Gold and One Silver Stevie® Awards in the 2025 American Business Awards®
- Faraday Adds QuickLogic eFPGA to FlashKit‑22RRAM SoC for IoT Edge
- Xylon Introduces Xylon ISP Studio
- Crypto Quantique announces QRoot Lite - a lightweight and configurable root-of-trust IP for resource-constrained IoT devices
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
Most Popular
- Andes Technology and Imagination Technologies Showcase Android 15 on High-Performance RISC-V Based Platform
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- Synopsys and TSMC Usher In Angstrom-Scale Designs with Certified EDA Flows on Advanced TSMC A16 and N2P Processes
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
- M31 Collaborates with TSMC to Advance 2nm eUSB2 IP Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |