embedded world 2024: Codasip demonstrates CHERI memory protection
Munich, Germany -- March 14, 2024 –Codasip, the leader in RISC-V Custom Compute, will demonstrate CHERI memory protection and HW/SW co-optimization at next month’s embedded world 2024 in Nuremberg, Germany. The technologies are enabled by Codasip’s unique Custom Compute offering combining the Codasip Studio design automation tools with a range of customizable RISC-V processor IP.
Codasip will showcase its Custom Compute offering in hall 4, stand 4-368. Visitors will get to see fine-grained memory protection with CHERI. This technology, invented at Cambridge University and brought to commercial implementations by Codasip, actively prevents the most common cyberattacks with the potential of eliminating approximately 70 percent of vulnerabilities documented in the Common Vulnerabilities and Exposures (CVE) program. As announced in October 2023, Codasip is adding built-in fine-grained memory protection to its recently launched 700 processor family by extending the RISC-V ISA with CHERI-based custom instructions.
In addition, the company will show how to profile an embedded application to identify bottlenecks in the code and how custom instructions can be easily added to optimize the hardware to improve the application’s performance. Examples of the potential gains from HW/SW co-optimization include:
- 2x performance gain running the SHA512 cryptographic hash algorithm
- 2.5x speedup and 30% reduction in power consumption for AI/ML workloads
As part of the embedded world conference program, Codasip’s CTO Zdenek Prikryl will present the session “Customized RISC-V in a simple game console” (Session 8.5 SYSTEM-ON-CHIP (SoC) DESIGN / RISC-V 2) on Thursday 11 April.
Anyone interested in learning more about Codasip’s offering can request a meeting at codasip.com/events/embedded-world-2024/
The embedded world exhibition and conference is the world’s leading meeting place for the embedded community. Taking place in Nuremberg, Germany on April 9-11, the conference gathers leading experts, key players, and industry associations from the global embedded community. The conference is focused on the world of embedded systems, from components and modules to operating systems, hardware and software design, M2M communication, services, and various issues related to complex system design.
Don’t miss Codasip at #ew24.
|
Codasip Hot IP
Related News
- Codasip enables secure Linux by donating CHERI RISC-V SDK to the CHERI Alliance
- Codasip unveils versatile automotive-grade embedded RISC-V core
- Secure-IC unveils its Securyzr™ neo Core Platform at Embedded World North America 2024
- Analog Bits to Demonstrate Power Management and Embedded Clocking and High Accuracy Sensor IP at the TSMC 2024 Open Innovation Platform Ecosystem Forum
- Dream Chip and Cadence Demo Automotive SoC Featuring Tensilica AI IP at embedded world 2024
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |