GNSS (GPS, Galileo, GLONASS, Beidou3, QZSS, SBAS) Ultra-low power RF Receiver IP
TransEDA Strengthens Management Organization, Promotes Two Key Executives
TransEDA Strengthens Management Organization, Promotes Two Key Executives
LOS GATOS, Calif.--(BUSINESS WIRE)--July 17, 2001-- TransEDA PLC, the leader in ready-to-use verification solutions, today announced the promotion of Alakesh Chetia to the position of Chief Operating Officer and John Colley to the position of Senior Vice President of Research and Development. Chetia will be responsible for TransEDA's worldwide sales, marketing and support operations; Colley will be responsible for TransEDA's worldwide research and development organization.
Chetia was previously Senior Vice President of Business Development at TransEDA and Chief Executive Officer at iMODL prior to its acquisition by TransEDA.
``Alakesh's proven track record in taking new verification technology from concept to market success as well as his excellent rapport with customers make him an excellent choice for this position,'' said Ellis Smith, Chief Executive Officer of TransEDA. ``Alakesh will play a key role at TransEDA as the company grows its verification product line and market presence.''
Colley was previously Vice President of Engineering at TransEDA and developed language-neutral simulation environments at Veda and GenRad.
``Throughout his career in EDA, John has proven his ability to manage a large and growing R&D team with a strong track record of developing innovative verification solutions,'' said Smith. ``John's new role will give him responsibility over TransEDA's model and software development centers in California, Colorado, New Hampshire and the United Kingdom.''
About TransEDA
TransEDA PLC (symbol TRA on the London Stock Exchange) develops and markets ready-to-use verification solutions for electronic field programmable gate array (FPGA), application-specific integrated circuit (ASIC) and system on a chip (SoC) designs. The company's verification IP library includes models for advanced microprocessors and bus interfaces. The company's design verification software performs application specific test automation, configurable HDL checking, functional, FSM and code coverage analysis and test suite analysis. TransEDA's tier-1 list of customers includes 18 of the top 20 semiconductor vendors. For more information, contact TransEDA at 985 University Avenue, Los Gatos, California 95032, telephone 408/335-1300, fax 408/335-1319, email info@transeda.com, or visit http://www.transeda.com.
Contact:
TransEDA, Los Gatos
Tom Borgstrom, 408/335-1303
tom.borgstrom@transeda.com
or
PentaCom
Sharon Graves, +44-1242-525205
sharon.graves@btinternet.com
Related News
- Virage Logic Strengthens Executive Management Team with Two Key Appointments
- Dolphin Semiconductor strengthens its governance with two key Board appointments
- Open-Silicon Strengthens Management Team With Key Executive Appointments
- Virage Logic Strengthens Management Team With Key Appointments
- Arteris Strengthens Technical Organization in the U.S.; Veteran Tool Development and Application Executives Join Arteris to Accelerate Delivery of Network on Chip (NoC) Products
Breaking News
- intoPIX Powers Ikegami's New IPX-100 with JPEG XS for Seamless & Low-Latency IP Production
- Tower Semiconductor and Alcyon Photonics Announce Collaboration to Accelerate Integrated Photonics Innovation
- Qualcomm initiates global anti-trust complaint about Arm
- EnSilica Agrees $18m 7 Year Design and Supply ASIC Contract
- SiliconIntervention Announces Availability of Silicon Based Fractal-D Audio Amplifier Evaluation Board
Most Popular
- Qualcomm initiates global anti-trust complaint about Arm
- Siemens acquires Altair to create most complete AI-powered portfolio of industrial software
- Alphawave Semi Reveals Suite of Optoelectronics Silicon Products addressing Hyperscaler Datacenter and AI Interconnect Market
- EnSilica Agrees $18m 7 Year Design and Supply ASIC Contract
- Rapidus Announces Strategic Partnership with Quest Global to Enable Advanced 2nm Solutions for the AI Chip Era
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |