Movellus Extends Droop Management Leadership with Aeonic Generate™ AWM3
SUNNYVALE, Calif. -April 16, 2024 -- Movellus today announced the expansion of its award-winning1 droop response solutions with the Aeonic Generate™ AWM3. This pioneering solution responds to voltage droops within 1-2 clock cycles while providing enhanced observability for droop profiling. The AWM3 also enables fine-grained dynamic frequency scaling (DFS/DVFS). In combination, the AWM3 droop mitigation and dynamic frequency scaling capabilities reduce the power consumption of complex integrated circuits (ICs) while maintaining the device’s operational integrity.
“Nowadays, with the ever increasing need of more performance with tighter constraints on power, the importance of DVFS is paramount,” said Miquel Izquierdo Ustrell, Chief Architect of Semidynamics. “Manipulating the clock and the voltage has risks, and the peace of mind given by a smart PLL like the Movellus AWM3 that allows smooth clock transitions and protection against voltage droop is essential to reach the limits of performance.”
The AWM3 halves the droop response time over the industry leading AWM2 generation and features an unprecedented level of programmability in response profile to meet customers’ individual architectural and dynamic workload requirements. In combination with the Aeonic Insight™ Droop Detector, the AWM3 provides the industry’s only complete droop detection and response system that also provides insight into droop profiles and clock metrics that can be leveraged by silicon analytics platforms.
“As a provider for signoff Electromigration and IR drop (EMIR), we see customers building margins into their chips’ PDN networks to accommodate all worst-case scenarios,” said Joseph C. Davis, senior director, Calibre Interfaces & mPower Product Management, Siemens Digital Industries Software. “Active droop management is just what these customers need to manage dynamic voltage droop excursions in-situ and minimize risk of escapes.”
Key features of the Aeonic Generate AWM3 include:
- Extremely fast time to adapt (detect + respond) for droop with fine-grained clock speed control
- Rapid response time for DFS/DVFS control
- Comprehensive droop and clock health telemetry
- Programmable droop response and recovery profile
- Support for remote and local droop detection
- Standard interfaces for silicon lifecycle management during test and mission mode
Movellus continues to advance high-performance silicon through feature-rich, synthesizable IP. The Aeonic™ Digital IP platform has been integrated by multiple customers across various process nodes, from 40nm to 3nm. End applications range from ultra-low power edge AI devices to performance-centric cloud datacenter compute and AI offerings. This latest milestone enables advanced on-die observability and droop response to cutting-edge SoCs, AI accelerators, and processors.
Availability
The Aeonic Generate™ AWM3 is available now. For more information on Aeonic Generate AWM3, visit www.movellus.com/product-overview/aeonic-generate.
About Movellus
Movellus provides critical technology that is integrated into an array of applications ranging from edge AI devices to performance-centric cloud datacenter compute and networking offerings. The company is headquartered in Sunnyvale, CA, with R&D centers in Michigan and Toronto. Visit us at: www.movellus.com
|
Related News
- Movellus Introduces Aeonic Power™ Product Family for On-Die Voltage Regulation
- Movellus Recognized by Frost & Sullivan for Improving System Performance and Optimizing Power with Its Aeonic™ IP Portfolio
- Movellus Introduces Aeonic Insight™ Product Line for On-die Telemetry
- Omni Design Technologies Extends Swift™ Data Converter Solutions for FR1 and FR2 5G Subsystems
- Agile Analog extends leadership in customizable analog security IP with new clock attack monitor
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |