Movellus Extends Droop Management Leadership with Aeonic Generate™ AWM3
SUNNYVALE, Calif. -April 16, 2024 -- Movellus today announced the expansion of its award-winning1 droop response solutions with the Aeonic Generate™ AWM3. This pioneering solution responds to voltage droops within 1-2 clock cycles while providing enhanced observability for droop profiling. The AWM3 also enables fine-grained dynamic frequency scaling (DFS/DVFS). In combination, the AWM3 droop mitigation and dynamic frequency scaling capabilities reduce the power consumption of complex integrated circuits (ICs) while maintaining the device’s operational integrity.
“Nowadays, with the ever increasing need of more performance with tighter constraints on power, the importance of DVFS is paramount,” said Miquel Izquierdo Ustrell, Chief Architect of Semidynamics. “Manipulating the clock and the voltage has risks, and the peace of mind given by a smart PLL like the Movellus AWM3 that allows smooth clock transitions and protection against voltage droop is essential to reach the limits of performance.”
The AWM3 halves the droop response time over the industry leading AWM2 generation and features an unprecedented level of programmability in response profile to meet customers’ individual architectural and dynamic workload requirements. In combination with the Aeonic Insight™ Droop Detector, the AWM3 provides the industry’s only complete droop detection and response system that also provides insight into droop profiles and clock metrics that can be leveraged by silicon analytics platforms.
“As a provider for signoff Electromigration and IR drop (EMIR), we see customers building margins into their chips’ PDN networks to accommodate all worst-case scenarios,” said Joseph C. Davis, senior director, Calibre Interfaces & mPower Product Management, Siemens Digital Industries Software. “Active droop management is just what these customers need to manage dynamic voltage droop excursions in-situ and minimize risk of escapes.”
Key features of the Aeonic Generate AWM3 include:
- Extremely fast time to adapt (detect + respond) for droop with fine-grained clock speed control
- Rapid response time for DFS/DVFS control
- Comprehensive droop and clock health telemetry
- Programmable droop response and recovery profile
- Support for remote and local droop detection
- Standard interfaces for silicon lifecycle management during test and mission mode
Movellus continues to advance high-performance silicon through feature-rich, synthesizable IP. The Aeonic™ Digital IP platform has been integrated by multiple customers across various process nodes, from 40nm to 3nm. End applications range from ultra-low power edge AI devices to performance-centric cloud datacenter compute and AI offerings. This latest milestone enables advanced on-die observability and droop response to cutting-edge SoCs, AI accelerators, and processors.
Availability
The Aeonic Generate™ AWM3 is available now. For more information on Aeonic Generate AWM3, visit www.movellus.com/product-overview/aeonic-generate.
About Movellus
Movellus provides critical technology that is integrated into an array of applications ranging from edge AI devices to performance-centric cloud datacenter compute and networking offerings. The company is headquartered in Sunnyvale, CA, with R&D centers in Michigan and Toronto. Visit us at: www.movellus.com
|
Related News
- Movellus Introduces Aeonic Power™ Product Family for On-Die Voltage Regulation
- Movellus Recognized by Frost & Sullivan for Improving System Performance and Optimizing Power with Its Aeonic™ IP Portfolio
- Movellus Introduces Aeonic Insight™ Product Line for On-die Telemetry
- Omni Design Technologies extends partnership with EnSilica and expands Swift™ Data Converter IP portfolio
- Ceva Extends its Smart Edge IP Leadership, Adding New TinyML Optimized NPUs for AIoT Devices to Enable Edge AI Everywhere
Breaking News
- HPC customer engages Sondrel for high end chip design
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- TSMC drives A16, 3D process technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
E-mail This Article | Printer-Friendly Page |