Rivos Raises More Than $250M Targeting Data Analytics and Generative AI Markets
Company’s approach to software-defined hardware solutions for Data Center workload acceleration has attracted capital from major financial and strategic investors
SANTA CLARA, Calif. -- April 17, 2024 -- Rivos, a RISC-V accelerated platform company targeting data analytics and Generative AI, announced it has raised more than $250M in its oversubscribed Series A-3 funding round, and Matrix Capital Management, the largest investor in this round, has joined the Board represented by Romit Shah. The funding saw participation from new investors including Intel Capital, MediaTek, Cambium Capital, CIDC, Capital TEN, and Hotung Venture Group, and increased participation from existing investors Walden Catalyst, Dell Technologies Capital, Koch Disruptive Technologies, and VentureTech Alliance.
The funding will enable the company to tapeout its first silicon product and to meet increasing customer demand by expansion of manufacturing operations, platform hardware, software engineering, and support functions.
“The rapid changes in LLMs and the merger with the data analytics stack makes it vital that accelerators be easy to program and debug, and that data can seamlessly move between CPU and accelerator. Rivos addresses this need through our recompile-not-redesign approach,” said Puneet Kumar, co-founder and CEO of Rivos. “I’m grateful for Matrix’s vote of confidence in this approach and pleased to welcome Romit to the Board.”
Rivos provides power optimized chips combining high performance server-class RISC-V CPUs and a Data Parallel Accelerator (a GPGPU optimized for large language models (LLMs) and data analytics) that work with today’s software programming models and rack server constraints. The tight integration of CPU and parallel computation sharing a uniform memory across DDR DRAM and HBM is ideal for today’s models and databases that need terabytes of memory. Rivos is one of the leaders of the RISC-V open ecosystem. Calista Redmond, CEO of RISC-V International, commented: “Rivos quickly became an active participant in the community. The depth of experience from the Rivos engineers has enabled RISC-V to leap ahead in ISA, system and security specifications.” On the software side Rivos was an instigator of the RISC-V Software Ecosystem (RISE) initiative.
“Expanding the application of data analytics and large language models to encompass not just traditional data types such as text, images, and video, but also genomic and medical data, unlocks unprecedented opportunities for innovation in research and treatment,” remarked David Goel, Managing General Partner of Matrix Capital Management. “The Rivos team has adeptly integrated the groundbreaking new RISC-V architecture with an inventive accelerator, effectively bringing this vision to life. Their prototype chip serves as a compelling demonstration of their unique capability to leverage the advanced TSMC 3nm process node - a feat few startups have managed to achieve. We eagerly anticipate furthering our support for the company's move into new realms of achievement, marking each milestone with shared enthusiasm and commitment to excellence.”
Headquartered in Santa Clara, CA, with offices in the USA, UK, EU and Asia, Rivos is hiring engineering talent across multiple disciplines.
About Rivos
Founded in May 2021, Rivos has assembled a world class team of silicon, software and platform designers. The company is backed by premier financial and strategic investors who share its long term vision of building industry-leading power efficient, high performance, secure server solutions, based on RISC-V, using workload-defined hardware. Rivos supports the intense requirements of the large language models and data analytics that will remake the enterprise, by providing the full solution of optimized chips combining RISC-V CPUs and a Data Parallel Accelerator, a reference multi-chip OCP modular server, and a full firmware-to-application open software stack. Customer workloads are easily deployed using their existing models giving an immediate TCO benefit. Headquartered in Santa Clara, CA, with offices in the USA, UK, EU and Asia, Rivos is hiring engineering talent across multiple disciplines.
|
Related News
- Ferroelectric Memory GmbH (FMC) Raises $20 Million to Accelerate Next-Generation Memory for AI, IoT, Edge Computing, and Data Center Applications
- Pliops Raises $30 Million in Series B Funding Led by SoftBank Ventures Asia to Transform Data Center Infrastructure for Cloud, AI and ML
- Kalray raises $26 million, anticipating the launch of its third generation of microprocessor that will target two rapidly growing markets: autonomous vehicles and data centers
- Fractile raises $15m seed funding to develop radical new AI chip and unlock exponential performance improvements from frontier AI models
- RaiderChip raises 1 Million Euros in seed capital to market its innovative generative AI accelerator: the GenAI v1.
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |