7 µW always on Audio feature extraction with filter banks on TSMC 22nm uLL
Brisbane Silicon publishes DPTx 1.4 IP Core
April 19, 2024 -- Today we are very excited to announce that Brisbane Silicon will add a DPTx 1.4 IP core to its IP library suite. A summary of this IP:
- DisplayPort 1.4 compatible.
- Ultra-small footprint (1k LUT minimum, 3.5k LUT maximum).
- Hardware proven on AMD/Xilinx 28nm FPGA fabric.
- Ships with an example project which demonstrates the following:
- Link initialization at 5.4 Gbps.
- Initialization of the DPTx core.
- Output a test video pattern with 4k60 framing.
- Commercial or Academic licenses available.
The hardware target for the example project is the Numato Mimas A7 FPGA Development board. See here for further information on this board.
Ad |
ASIL-B Ready ISO 26262 Certified VESA DisplayPort 1.4 Forward Error Correction (FEC) Transmitter ![]() DisplayPort Transmitter Link Controller ![]() DisplayPort 1.4a IP Core ![]() |
For more information on the DPTx IP core, see the product summary available here.
|
Related News
- Renode 1.4 released: 64-bit RISC-V HiFive Unleashed support, multiple Silicon Labs targets, and more
- VESA Publishes DisplayPort Standard Version 1.4
- Silicon Image Introduces New IP Core Product Family Supporting HDMI(R) 1.4 Features
- Silicon Image Introduces First Products Incorporating HDMI 1.4 Features for DTV and Home Theatre Applications
- Unveiling the Future of Home Entertainment: a truly immersive Multimedia experience through HDMI 1.4 Tx-Rx PHY and Controller IP Cores
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |