EDA toolset parade at TSMC's U.S. design symposium
By Majeed Ahmad, EDN (April 29, 2024)
The EDA trio—Cadence Design Systems, Siemens EDA, and Synopsys—is working hands in hand with TSMC to facilitate production-ready EDA tools for the mega-fab’s newest and most advanced processes. These EDA outfits showcased their IC design solutions at the TSMC 2024 North America Technology Symposium held in Santa Clara, California, on 24 April 2024.
The EDA tie-ups with TSMC show how toolmakers have established a symbiotic relationship with large fabs to support chip designers on advanced semiconductor manufacturing nodes. Moreover, it demonstrates why design flow migration is critical when chip designs move from one advanced node to the next.
E-mail This Article | Printer-Friendly Page |
Related News
- Kilopass Spans the Globe Next Week to Participate at GSA European Executive Forum, Internet of Things Developers Conference in the U.S., TSMC Technical Symposium in China
- Intel CEO's Departure Leaves Top U.S. Chipmaker Adrift
- Qualitas Semiconductor Enters into Landmark the World's 1st 2nm MIPI DCPHY Licensing Agreement with Leading U.S. Fabless Company
- U.S. Subsidy for TSMC Has AI Chips, Tech Leadership in Sight
- TSMC Arizona and U.S. Department of Commerce Announce up to US$6.6 Billion in Proposed CHIPS Act Direct Funding, the Company Plans Third Leading-Edge Fab in Phoenix
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models