English
EDA toolset parade at TSMC's U.S. design symposium
By Majeed Ahmad, EDN (April 29, 2024)
The EDA trio—Cadence Design Systems, Siemens EDA, and Synopsys—is working hands in hand with TSMC to facilitate production-ready EDA tools for the mega-fab’s newest and most advanced processes. These EDA outfits showcased their IC design solutions at the TSMC 2024 North America Technology Symposium held in Santa Clara, California, on 24 April 2024.
The EDA tie-ups with TSMC show how toolmakers have established a symbiotic relationship with large fabs to support chip designers on advanced semiconductor manufacturing nodes. Moreover, it demonstrates why design flow migration is critical when chip designs move from one advanced node to the next.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- Kilopass Spans the Globe Next Week to Participate at GSA European Executive Forum, Internet of Things Developers Conference in the U.S., TSMC Technical Symposium in China
- Qualitas Semiconductor Enters into Landmark the World's 1st 2nm MIPI DCPHY Licensing Agreement with Leading U.S. Fabless Company
- U.S. Subsidy for TSMC Has AI Chips, Tech Leadership in Sight
- TSMC Arizona and U.S. Department of Commerce Announce up to US$6.6 Billion in Proposed CHIPS Act Direct Funding, the Company Plans Third Leading-Edge Fab in Phoenix
- TSMC's 3-nm Push Faces Tool Struggles
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards