EDA toolset parade at TSMC's U.S. design symposium
By Majeed Ahmad, EDN (April 29, 2024)
The EDA trio—Cadence Design Systems, Siemens EDA, and Synopsys—is working hands in hand with TSMC to facilitate production-ready EDA tools for the mega-fab’s newest and most advanced processes. These EDA outfits showcased their IC design solutions at the TSMC 2024 North America Technology Symposium held in Santa Clara, California, on 24 April 2024.
The EDA tie-ups with TSMC show how toolmakers have established a symbiotic relationship with large fabs to support chip designers on advanced semiconductor manufacturing nodes. Moreover, it demonstrates why design flow migration is critical when chip designs move from one advanced node to the next.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- Kilopass Spans the Globe Next Week to Participate at GSA European Executive Forum, Internet of Things Developers Conference in the U.S., TSMC Technical Symposium in China
- Intel CEO's Departure Leaves Top U.S. Chipmaker Adrift
- Qualitas Semiconductor Enters into Landmark the World's 1st 2nm MIPI DCPHY Licensing Agreement with Leading U.S. Fabless Company
- U.S. Subsidy for TSMC Has AI Chips, Tech Leadership in Sight
- TSMC Arizona and U.S. Department of Commerce Announce up to US$6.6 Billion in Proposed CHIPS Act Direct Funding, the Company Plans Third Leading-Edge Fab in Phoenix
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset