Virage Logic to ship Magma Volcano database views as part of ASAP logic cell libraries
Delivering Qualified IP and Methodology for Advanced IC Design is First Phase of Collaboration
CUPERTINO, Calif., May 29, 2003 –– Virage Logic Corp. (Nasdaq: VIRL), a leading provider of best-in-class semiconductor IP platforms, and Magma Design Automation Inc. (Nasdaq: LAVA), a provider of chip design solutions, today announced that Virage Logic will ship Magma Volcano database views as part of the Area, Speed and Power (ASAP) Logic™ 130- and 90-nm Cell Libraries and qualify the libraries for Magma's Blast Fusion product. This is the first phase of efforts by the two companies to enable Virage Logic's semiconductor IP products in memory, logic and base I/O cells to support the Magma IC design tool solutions. Virage Logic will roll out support and qualification for the other Magma products based on customer demand.
"We have a lot of common customers designing with our IP using the Magma Blast family of products, particularly in the 130- and 90-nm process nodes," said Brani Buric, senior director of product marketing, Virage Logic. "This joint effort to integrate and qualify our semiconductor IP offerings with Magma's innovative design automation solutions will greatly benefit our mutual customers."
"We worked closely with Virage Logic to ensure that their semiconductor IP products work with our design tools," said Nitin Deo, vice president of business development, Magma. "Delivering the Volcano database view directly as part of Virage Logic's ASAP Logic enables our customers to not only achieve timing closure at the smaller process geometries but to have a complete integrated solution for synthesis, routing, power analysis and signal integrity."
Magma and Virage Logic Presentation at DAC
Magma and Virage Logic will host a joint presentation in the Virage Logic Suite (#2602) at the Design Automation Conference (DAC) in Anaheim on June 4, 2003 at 11 a.m. Customers interested in attending the presentation should pre-register either online at www.viragelogic.com/events or at the Virage Logic booth (#1735).
About The ASAP Logic Product Line
The Virage Logic ASAP Logic product line contains application-optimized libraries targeted to unique market requirements and is based on Virage Logic's proprietary and patented routing methodology and cell architecture.
- ASAP Metal Programmable Cell Libraries are used in System-on-Chip (SoC) designs to economically enable functional reprogrammability by changing only a few metal and via masks. This approach has significantly helped overcome a key barrier to low- and medium-volume SoC implementation –– high mask costs –– without causing any performance degradation.
- ASAP Standard Cell Libraries are optimized for area, speed, and power and provide up to a 30 percent increase in utilization when compared to conventional standard cell libraries.
About Virage Logic
Virage Logic Corp. (Nasdaq: VIRL) is a leading provider of best-in-class semiconductor IP platforms based on memory, logic, I/Os, and IP development tools that are silicon proven and production ready. Virage Logic meets market demands for cost reduction, while improving performance and reliability for fabless and integrated device manufacturer (IDM) companies focused on the consumer, communications and networking, handheld and portable, and computer and graphics markets. Virage Logic is headquartered in Fremont, California and has sales and support offices worldwide. For more information, visit www.viragelogic.com or call (877) 360-6690 toll free or (510) 360-8000.
About Magma Design Automation
Magma software is used to design fast, multimillion-gate integrated circuits, providing "The Fastest Path from RTL to Silicon"™, enabling chip designers to reduce the time required to produce complex ICs. Magma's products for prototyping, synthesis, and place & route provide a single executable for RTL-to-GDSII chip design. The company's Blast Create™, Blast Fusion®, Blast Fusion APX™, Blast Noise® Blast Plan™ and Blast Rail™ products utilize Magma's patented FixedTiming® methodology and single data model architecture to reduce the timing-closure iterations often required between the logic and physical processes in conventional IC design flows.
Magma maintains headquarters in Cupertino, Calif., as well as facilities in Los Angeles, Orange County and San Diego, Calif.; Boston, Mass.; Durham, N.C.; Austin and Dallas, Texas; Newcastle, Wash.; and in Canada, China, France, Germany, India, Israel, Japan, Korea, the Netherlands, Taiwan and the United Kingdom. The company's stock trades on Nasdaq under the ticker symbol LAVA. Visit Magma Design Automation on the Web at www.magma-da.com
###
Magma, Blast Fusion, Blast Noise and FixedTiming are registered trademarks, and Blast Fusion APX, Blast Plan and "The Fastest Path from RTL to Silicon" are trademarks of Magma Design Automation. All other product and company names are trademarks or registered trademarks of their respective companies.
SAFE HARBOR STATEMENT FOR VIRAGE LOGIC UNDER THE PRIVATE SECURITIES LITIGATION REFORM ACT OF 1995:
Statements made in this news release other than statements of historical fact are forward-looking statements, including, for example, statements relating to Virage Logic's business outlook, new products and new relationships. Forward-looking statements are subject to a number of known and unknown risks and uncertainties, which might cause actual results to differ materially from those expressed or implied by such statements. These risks and uncertainties include Virage Logic's ability to maintain and develop new relationships with third-party foundries, adoption of technologies by semiconductor companies and increases in the demand for their products, the company's ability to overcome the challenges associated with establishing licensing relationships with semiconductor companies, the company's ability to obtain royalty revenues from customers in addition to license fees, business and economic conditions generally and in the semiconductor industry in particular, competition in the market for embedded memories and other risks including those described in the Company's Annual Report on Form 10-K for the period ended September 30, 2002, filed with the Securities and Exchange Commission (SEC) on December 16, 2002, and in Virage Logic's other periodic reports filed with the SEC, all of which are available from Virage Logic or from the SEC's website (www.sec.gov), and in press releases and other communications. Virage Logic disclaims any intention or duty to update any forward-looking statements made in this news release.
SAFE HARBOR STATEMENT FOR MAGMA DESIGN AUTOMATION UNDER THE PRIVATE SECURITIES LITIGATION REFORM ACT OF 1995:
Except for the historical information contained herein, the matters set forth in this press release, including statements about the features and benefits of Magma's system, are forward-looking statements within the meaning of the "safe harbor" provisions of the Private Securities Litigation Reform Act of 1995. These forward-looking statements are subject to risks and uncertainties that could cause actual results to differ materially including, but not limited to, Magma's abilities to keep pace with rapidly changing technology and its products' abilities to produce desired results. Further discussion of these and other potential risk factors may be found in Magma's Form 10-Q for the quarter ended December 31, 2002, filed with the Securities and Exchange Commission ("SEC") on February 7, 2003, and from time to time in Magma's SEC reports. These forward-looking statements speak only as of the date hereof. Magma disclaims any obligation to update these forward-looking statements.
|
Related News
- Virage Logic Strengthens Low Power IP Product Portfolio with Availability of 65nm CPF-Enabled Ultra-Low-Power Standard Cell Libraries
- Magma Announces Support for Virage Logic Structured ASIC Design Libraries
- Virage Logic Ships ASAP Logic Ultra-High-Density Cell Library
- Virage Logic Licenses ASAP Metal Programmable Cell Technology to LSI Logic
- Dolphin Integration announces a break-through in logic design drastically improving performances
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |