NEO Semiconductor Reveals a Performance Boosting Floating Body Cell Mechanism for 3D X-DRAM during IEEE IMW 2024
Innovative mechanism aims to increase data retention by 40,000X and sensing window by 20X
San Jose, California, May 13, 2024 – NEO Semiconductor, a leading developer of innovative technologies for 3D NAND flash and DRAM memory, today announced a performance boosting Floating Body Cell Mechanism for 3D X-DRAM. Andy Hsu, Founder & CEO presented groundbreaking Technology CAD (TCAD) simulation results for NEO’s 3D X-DRAM™ during the 16 IEEE International Memory Workshop (IMW) 2024 in Seoul, Republic of Korea.
Neo Semiconductor reveals a unique performance boosting mechanism called Back-gate Channel-depth Modulation (BCM) for Floating Body Cell that can increase data retention by 40,000X and sensing window by 20X.
“Unlike the traditional 2D Floating Body Cell that uses body effect to change the cell current, our BCM mechanism employs a back-gate voltage to modulate the channel depth. This patented invention increases the sensing window and data retention significantly, that will result in faster and more reliable DRAM, and reduce the refresh frequency to save power,” said Andy Hsu, Founder & CEO of NEO Semiconductor. “We are proud to lead the DRAM industry into the 3D era while solving the capacity scaling bottleneck that the current 2D DRAM is experiencing”.
NEO Semiconductor’s 3D X-DRAM™ is a first-of-its-kind 3D NAND-like DRAM cell array structure based on floating body cell technology. It can be manufactured using today’s mature 3D NAND-like process. Based on Neo’s estimates, 3D X-DRAM™ technology can achieve 128 Gb density with 300 layers, which is 8 times today’s DRAM density. It can also reduce the chip’s footprint and power consumption.
About NEO Semiconductor
NEO Semiconductor is a high-tech company focused on advancing 3D NAND flash and DRAM technologies. The company was founded in 2012 by Andy Hsu and a team in San Jose, California, and owns more than 24 U.S. patents. In 2020, the company made a breakthrough in 3D NAND architecture named X-NAND™ that can achieve SLC performance from TLC and QLC memory to provide high-speed, low-cost solutions for many applications, including 5G and AI. In 2022, the company launched its X-DRAM™ technology, representing a new architecture that can deliver DRAM with the world’s lowest power consumption. In 2023, NEO launched its ground-breaking 3D X-DRAM™ technology, a game changer in the memory industry, enabling the world’s first 3D NAND-like DRAM to solve capacity scaling bottlenecks and move the market past the limitations of 2D DRAM. For more information, visit https://neosemic.com/.
|
Related News
- NEO Semiconductor Releases Technology CAD (TCAD) Simulation Data for Ground-Breaking 3D X-DRAM
- NEO Semiconductor Launches Ground-Breaking 3D X-DRAM Technology, A Game Changer in the Memory Industry
- NEO Semiconductor Announces the Development of its 3D X-AI Chip; Targeted to Replace Existing HBM Chips and Solve Data Bus Bottlenecks
- Altera Quartus II Software v14.1 Enables TFLOPS Performance in Industry's First FPGA with Hardened Floating Point DSP Blocks
- Achronix and BigCat Wireless Collaborate to Deliver Unprecedented Power Efficiency and Performance for 5G/6G Wireless Applications
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |