OPENEDGES' Memory Subsystem IPs Selected by ASICLAND for Next-gen AI Applications
Seoul, South Korea, May 31st, 2024 --- OPENEDGES Technology, Inc. (OPENEDGES), the leading provider of memory subsystem IPs, is pleased to announce a recent licensing agreement with ASICLAND. This agreement involves implementing OPENEDGES’ comprehensive memory subsystem IPs, including the DDR memory controller (OMC), DDR PHY (OPHY), and NoC interconnect (OIC), for a project of ASICLAND’s customer, using advanced LPDDR5X at the 12nm process node. These IPs will be deployed for the development of a Retrieval Augmented Generation (RAG) system. The RAG system is a cutting-edge natural language processing (NLP) technique that combines the strengths of both document retrieval system and Large Language Models (Generative AI). OPENEDGES’ memory subsystem IPs are designed to deliver exceptional performance with low latency and high DRAM utilization for AI application.
Founded in 2016, ASICLAND is a comprehensive ASIC design house specializing in the development of high-tech semiconductors using process nodes ranging from 5nm to 28nm. ASICLAND offers complete architecture design services and turnkey solutions, delivering fully packaged and tested chips to significantly reduce overall design schedules. The company has been the only Korean member of the TSMC Value Chain Alliance (VCA) since 2019 and an Arm Approved Design Partner (ADP) since 2018.
Related |
LPDDR5X/5/4X/4 combo PHY at 12nm LPDDR5X/5/4X/4 Memory Controller IP High speed NoC (Network On-Chip) Interconnect IP |
By integrating OPENEDGES’ advanced memory subsystem IPs, ASICLAND aims to significantly enhance the performance and reliability of their AI application SoCs, minimizing chip size and saving power for their customers. OPENEDGES’ memory subsystem IPs are designed to work synergistically, providing exceptional performance with over 30% better DRAM utilization and approximately 50% reduced PHY area, alongside easier integration and flexible configuration options. Additionally, this combined memory subsystem IP facilitates large feedback control loops within the SoC’s entire memory subsystem, enhancing Quality-of-Service (QoS), performance, bandwidth, and latency. Overall, the proprietary QoS technology effectively manages latency, reducing average and peak latencies by nearly half, resulting in reduced area and lower power consumption. Moreover, the feedback loop-based advanced traffic control enabled by the ActiveQoS feature ensures that the latency-sensitive traffic is prioritized and delivered on time, reducing latency and congestion by managing traffic based on buffer status and urgency.
“OPENEDGES’ IPs are designed to meet dynamic demands and offer a comprehensive solution that provides a holistic view of the entire memory system,” said Sean Lee, CEO of OPENEDGES Technology. “We are pleased to collaborate with ASICLAND once again, combining our advanced technologies to drive innovation in semiconductor landscape.”
“OPENEDGES is our go-to company for memory subsystem IPs,” said JongMin Lee, CEO of ASICLAND. “Since our initial contact in 2019, they have been a trusted partner. We appreciate their dedicated approach to our projects and their commitment to ensuring the success of our customers’ journey.”
About OPENEDGES Technology, Inc.
OPENEDGES Technology, Inc. is a premier provider of memory subsystem IPs for the semiconductor industry. They offer a wide range of state-of-the-art solutions, including DDR memory controllers, DDR PHY, NoC interconnect, and NPU IPs that are widely adopted by customers worldwide. Their IPs comply with JEDEC standards, including LPDDR5x/5/4x/4/3, DDR5/4/3, GDDR6, and HBM3, ensuring their compatibility with the latest DDR technology trends. In 2019, they acquired The Six Semiconductor, Inc. (TSS), specializing in high-speed memory PHYs across multiple technologies. As a publicly listed company on the Korean Stock Exchange Market (394280. KQ), OPENEDGES is well-positioned to continue its growth and maintain its leadership in the memory subsystem IPs market.
Learn more about the company and its offerings by visiting the official website at www.openedges.com.
About ASICLAND
ASICLAND Co., Ltd. is a leading semiconductor design services company for various applications such as AI, blockchain, IoT, data centers & others. ASICLAND combines its best-in-industry engineers, IP partners' technologies, packaging, manufacturing, and test capability for time-to-market design services and has completed many cutting-edge SoC/ASIC designs. The company is also an ARM Approved Design Partner (ADP) with strong technical relationships with key system and semiconductor customers. For more information about ASICLAND, please visit www.asicland.com.
|
Related News
- OPENEDGES Highlights Advanced Memory Subsystem IPs at the AI Hardware & Edge AI Summit 2023
- OPENEDGES' 12nm LPDDR5/4 Memory Subsystem IP that Drives Innovation Licensed by ASICLAND
- NVIDIA Collaborates With SoftBank Corp. to Power SoftBank's Next-Gen Data Centers Using Grace Hopper Superchip for Generative AI and 5G/6G
- OPENEDGES' LPDDR5 Memory Subsystem IP Licensed by Aisin for Automotive Application
- OPENEDGES AI Accelerator (NPU) & Memory Subsystem IP licensed for Eyenix AI-powered surveillance camera chipset
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |